

Data sheet acquired from Harris Semiconductor

# CMOS 4-Bit Bidirectional **Universal Shift Register**

High-Voltage Types (20 Volt Rating)


CD40194B is a universal shift register featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the RESET input resets all stages and forces all outputs low.

The CD40194B types are supplied in 16lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix). The CD40194B is similar to industry types 340194 and MC40194.

# NOT RECOMMENDED FOR NEW DESIGNS

### Features:


- Medium-speed: fcL = 12 MHz (typ.) @ Vpp = 10 V Fully static operation
- Synchronous parallel or serial operation
- Asynchronous master reset Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of **'B' Series CMOS Devices"**




**CD40194B Types** 


### Applications:

- Arithmetic unit bus registers
- Serial/parallel conversions
- General-purpose register for bus-organized systems
- General-purpose registers





-Typical n-channel output low (sink) current characteristics.



-Minimum n-channel output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at  $T_A=25^{\circ}\text{C}$ , Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	VDD	LIM				
CHARACTERISTIC			Min.	Max.	UNITS	
Supply-Voltage Range (For Package		3	18	V		
Setup Time,		5	100			
D0, D3, SRIN, SLINto clock	ts	10	70	<b> </b>		
DO, DO, SHIN, SEINIO CIOCK		15	50			
		5	400	_		
SELECT 0, SELECT 1 to clock		10	220	<u>                                    </u>		
		15	130	<del>-</del>		
Hold Time		5	0			
Hold Time,	tH .	10	0	_		
D0, D03, SRIN' SLIN to clock		15	0	_	- 4	
		5	0		ns	
SELECT 0, SELECT 1 to clock		10	0	<u>-</u>		
		15	0	-		
		5	180			
Clock Pulse Width,	tW	10	80	—		
		15	50	-		
		5		3		
Clock Input Frequency	fCL	10	-	6	MHz	
		15	_	8		
Clock Input Rise or Fall Time,		5	1000			
	t <sub>r</sub> CL, t <sub>f</sub> CL	10	100	- 1	μS	
	· · · ·	15	100	_		
		5	300	_		
Reset Pulse Width,	twR	10	200	_	ns	
		15	140	_		

### **CONTROL TRUTH TABLE FOR CD40194B SERIES**

	MODE	SELECT					
CLOCK	S <sub>0</sub>	S <sub>1</sub>	RESET	ACTION			
Х	0	0	1	No Change			
4	1	0	1	Shift Right (Q0 toward Q			
	0	1	1	Shift Left (Q3 toward Q0)			
<u>_</u>	1	1	1	Parallel Load			
Х	Х	х	0	Reset			

1 = High level

X = Don't care

0 = Low level

▲ = Level change




Fig. 3—[Typical p-channel output high (source) current characteristics.




Fig. 4—Minimum p-channel output high (source) current characteristics.




Fig. 5—Typical propagation delay time as a function of load capacitance, (CLOCK to Q).




Fig. 6.—Typical transition time as a function of load capacitance.




Fig. 8-CD40194B logic diagram.

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	со	CONDITIONS LIMITS AT INC					UNITS				
	ν <sub>ο</sub> (۷)	V <sub>IN</sub>	V <sub>DD</sub>	<b>—55</b>	<b>—40</b>	+85	+ 125	Min.	+ 25 Typ.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	_
Device		0.10	10	10	10	300	300	_	0.04	10	
Current,	_	0,15	15	20	20	600	600	-	0.04	20	μА
IDD Max.	_	0,20	20	100	100	3000	3000		.0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	_
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
Current, IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51		_	mA
(Source)	2.5	0,5	5	<b>—2</b>	-1.8	-1.3	-1.15	-1.6	-3.2		1
Current,	9.5 13.5	0,10	10 15	-1.6 -4.2	-1.5 -4	-1.1 -2.8	-0.9 -2.4	-1.3	-2.6 -6.8	<u> </u>	
IOH Min.		0,15		-4.2			-2.4	-3.4			2.0
Output Volt-		0,5	5 10	<u> </u>	0.0				0	0.05	
age: Low-		0,10	15		0.0	-			0	0.05	
Level, VOLMax.		0,15			0.05					0.05	
Output Volt-		0,5	5		4.9			4.95	5	_	
age: High-	_	0,10	10		9.95			9.95	10	_	
VOH Min.	_	0,15	15		14.95			14.95	15	<b>-</b>	V
Input Low	0.5,4.5	-	5	1.5				_	_	1.5	
Voltage,	1,9		10		3			_		3	
V <sub>IL</sub> Max.	1.5,13.5		15	4			_	_	4		
Input High	0.5,4.5		5	3.5				3.5		_	
Voltage,	1,9		10	7			7	_			
VIH Min.	1.5,13.5	_	15	11			11	-	-	h	
Input Current I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	:: · .	±105	±0.1	μА
3-State Output Leakage Current, IOUT Max.	0,18	0,18	18	±0.4	±0,4	±12	±12	_	±10 <del></del> 4	±0.4	μА




Fig. 9—Typical power dissipation as a function of frequency.




Fig. 10—Dynamic power dissipation test circuit.




Fig. 11—Quiescent-device-current test circuit.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, input $t_r$ , $t_f$ = 20 ns, C\_L = 50 pF, R\_L = 200 k $\Omega$

	11381						
	CONDITIONS						
CHARACTERISTIC		VDD			2.4	UNITS	
		V	Min.	Тур.	Max.		
Propagation Delay Time:	,	5	_	220	440		
Clock to Q tpHL, tpLH		10	_	100	200		
		15	-	70	140		
Output Transition Time		5	-	100	200		
tTHL, tTLH		10	_	50	100		
		15	-	40	80		
Minimum Setup Time: ts		5	_	80	160		
D0, D3, SRIN, SLIN to		10		35	70	กร	
Clock		15	-	20	50	]	
SELECT 0, SELECT 1		5		200	400		
to Clock		10	_	110	220		
		15		65	130		
Minimum Hold Time: tH		5	_	<b>65</b>	0		
D0, D3, SRIN, SLIN		10	_	25	0	Į	
to Cłock		15	-	<b>—15</b>	0	1	
SELECT 0, SELECT 1		5	_	<b>—170</b>	0	1	
to Clock		10	_	95	0		
		15		<b>—55</b>	0		
Minimum Clock Pulse		5		90	180		
Width tw		10	-	40	80		
		15	_	25	50	]	
Maximum Clock Input		5	3	- 6	_		
Frequency fCL	1	10	6	12	_	MHz	
		15	. 8	15	_	<u> </u>	
Maximum Clock Rise or							
Fall Time		5		-	1000		
trCL, tfCL		10	–	_	100	μS	
	ļ	15			100		
Mininum Reset Pulse		l _			l		
Width*		5	-	150	300		
twr		10	_	100	200		
	<del> </del>	15		70	140	ns	
Reset Propagation Delay	1	5	_	230	460	"	
<sup>†</sup> PRHL	]	10	-	90	180		
	<del>                                     </del>	15		65	130		
Input Capacitance CIN	Any Ir	iput		5	7.5	pF	




Fig. 12-Input-voltage test circuit.





Fig. 13—Input current test circuit.

### **TERMINAL DIAGRAM**

# Top View RESET 19 16 VDD SHIFT RIGHT 2 15 Q0 D0 3 14 Q1 D1 4 13 Q2 D2 5 12 Q3 D3 6 11 CLOCK SHIFT LEFT 7 10 S1 VSS 8 9 TOP VIEW 92CS-27869

CD40194B



Dimensions and pad layout for CD40194BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated