# Timekeeping, DTMF Circuits

#### Stopwatches

3 - 11.5

Page ICM7045 7-10 ICM7215 7-47

#### Display Watches/Clocks

ICM7223 7-53 ICM7223A 7-59 ICM7223VF 7-67

#### Analog Watches/Clocks

ICM1115 7-19 ICM7038 7-5 ICM7050 7-19 ICM7051 7-23 ICM7070 7-27 ICM7245 7-77

## Clock Generators

ICM7209 7-39 ICM7213 7-42

NAKY N

10.11

经营业的

in Hái

#### Frequency Divider

ICM7241 7-75

#### Touch Tone Encoder

ICM7206 7-31

## TIMEKEEPING, DTMF CIRCUITS

#### **Watches**

Part Number	Circuit Description	Typical Current at 1.55 VOC
ICM7245B/D/E/F ICM7245U	Analog quartz watch/clock circuil, ICM7245B/D/E/F for bipolar stepper motors, ICM7245U for unipolar, stepper motors, Ultra high accuracy; 0.1 ppm.	0 4μA

Notes: All Intersit watch curcuits are designed for use with a 32.768Hz quartz crystal. All provide a rapid advance setting Watch circuits are normally sold in die form. The ICM72458/D/E/F and ICM7245U are available in either an 8 pin plastic DIP or mini-flatpack as well as dice. All Intersit watch circuits have a fixed on-chip oscillator capacitor. The above circuits show typical current at 155 Volts LCD units in doubler mode.

#### **Dual Tone (Touch Tone) Encoders**

Part Number	Circuit Description	Package	Grystal Frequency	Cutput
ICM7206	Touch-tone encoder; requires single contact per key.	16-Pin DIP	3.57954 MHz	2-of-8 sine wave for tone dialing
1CM7206A	Touch-tone encoder, requires one contact per key with common line connected to + supply.	16-Pin OIP	3.57954 MHz	2-af-8 sine wave for tone dialing
ICM7206B	Touch-tone encoder: requires 2 contacts per key with common line connected to negative supply: oscillator enabled when key is pressed.	16-Pin DIP	3 57954 MHz	2-of-8 sine wave for tone dialing
ICM7206C	Touch-tone encoder requires single contact per key: oscillator enabled only when key is depressed. Disable line tied to V <sup>—</sup>	16-Pin DIP	3.57954 MĤz	2-of-8 sine wave for tone dialing
ICM7206D	Touch tone encoder; requires single contact per key; oscillator enabled only when key is depressed. DISABLE line tred to V +	16-Pin DIP	3.57954 MHz	2-of-8 sine wave for tone dialing

#### **Clock and Timing Signal Generators**

ICM7209	High-frequency clock-generator for 5-voit systems	8-Pin DIP	lo 10 MHz	Crystal frequency, plus 8 divider stage
ICM7213	Oscillator and frequency divider	14-Pin DIP (plastic)	to 10 MHz	1pps, 1ppm, 10 Hz, composite

#### Clocks

Part Kumber	Circuit Description	Typical Operating Voltage	Package
ICM1115 ICM1115A ICM1115B	Analog quartz clock circuit with simple alarm. For bipolar stepper motors: 1 Hz square wave output. $I_{\rm osc}=4.19 {\rm MHz}$ Analog quartz clock circuit with simple alarm. For bipolar stepper motors; 1 Hz square wave output. $I_{\rm osc}=4.19 {\rm MHz}$ Analog quartz clock circuit with simple alarm. For bipolar stepper motors; 1 Hz square wave output. $I_{\rm osc}=4.19 {\rm MHz}$	1.5V	8 pin DIP
•	Analog quartz clock circuit with simple alarm. For synchronous motors.	3.0V	8 pin OIP
ICM7038A ICM7038B	Analog quartz clock circuit with simple alarm. For synchronous motors.	1.5V	8 pin QIP
ICM7050	Analog quartz clock circuit with complex alarm. For bipolar stepper motors, 47 ms pulse width.  1Hz rate, f <sub>osc</sub> = 4.19MHz	1.5V	8 pin DIP
ICM7051A ICM7051B	Analog quartz clock circuit for automotive applications—synchronous motors, 64 Hz square wave.  Analog quartz clock circuit for automotive applications—bipolar stepper motors.  31 ms pulse width, 1Hz rate	12.0V	8 pin: OiP
ICM7070L	Analog quartz clock circuit with complex alarm. For bipolar stepper motors, 31 ms pulse width @ 0.5 Hz. 1 <sub>osc</sub> = 32 kHz	1.5	8 pin DIP
ICM7223 ICM7223D	4 Digit LCD Alarm Clock with Snooze. Direct drive Cricket alarm. 24 hour format by bond option. For 32.768 kHz quartz crystal.	1.5V	40 pin DIP
ICM7223A	4 Digit LCD Clock Radio circuit with Sleep Timer. Snooze and Alarm. Low battery indicator. Radio Enable: For 32.768 kHz quartz crystal.	9.0V	40 pin DIP
ICM7223VF	4 Digit Vacuum Fluorescent Clock Radio/Auto Clock circuit with Sleep Timer. Alarm. Snooze.  and Hadio Enable. For 32.768 kHz quartz crystal.	12.DV	40 pin DIP

Notes: All Analog clock circuits are designed for use with a 4.19 MHz quartz crystal, with the exception of the ICM7223 series which uses a 32.768 kHz crystal.

Clock circuits are normally purchased in package form; each is also available as dice.

All Analog clock circuits are mask programmable for oscillator frequency, output frequency and pulse width, and alarm frequency. Consult the factory for details. details.

#### **Stopwatches**

Part Number	Circuit Description	Crystal Frequency	Package
	8 Oigil 4 Function LED stopwatch circuit. Features Hours:Minutes:Seconds: 100ths. Provides Time Out. Taylor. Split and Rally modes. Direct drive for LEDs. May be used as 24-hour clock.	6.55 MHz	28 pin DIP
ICM7215	6 Rigil 4 Function LED stopwatch circuit. Features Minutes Seconds: 100ths. Provides Time out. Taylor and	3.28 MHz	24 pin DIP
	opin modes of the grant of the second state of the grant	All operate at 25	to 4.5 volts, and

Notes: All stopwatches may be purchased as an Evaluation Kit (EV KIT) which includes the IC and the appropriate source 15 mA current to the segments of the LEOs.



### **CMOS** OSCILLATOR/DIVIDER/DRIVERS **SELECTION GUIDE**

(Includes circuits used in quartz analog clock and watch applications)

PRODUCT	MASK		MOTOR		UT PULSE				
NUMBER	VARIANT	CRYSTAL FREQUENCY	DRIVE OUTPUT	CHARAC Width	CTERISTICS Freq.	ALARM FREQUENCY	NOMINAL	TYPICAL	
			001701	WIGHT	(pulses	PREGOENCY	VOLTAGE	CURRENT	PACKAGE <sup>[4]</sup>
		(MHz)		(ms)	per sec)	(Hz)	(V)	(μ <b>A</b> )	
ICM7038A		4.19	Synchronous	7.8 1	64	512	3.0	90	8-pin DIP
ICM7038B		4.19	Synchronous	7.8 1	64	512	1.5	40	8-pin DIP
				7.8	1	1	·	*****	·
ICM7213	_	4.19	Multiple	31,2	16	1024+16+2	3.0	. 100	14-pin OIP
				125.	1 per min.				,
ICM7050A	ITS9044-1	4.19	Unipolar	15.6	1	1024	1.5	40	8-pin DIP
ICM7050		4.19	Bipolar	46.9	0.5	2048+8+1	1.5	40	8-pin DIP
ICM7051A	ITS9042-1	4.19	Bipolar	7.811	64		4.5-13.5	500	8-pin DIP
ICM7051B	<del></del>	4.19	Bipolar	31.2	0.5	<del></del>	4.5-13.5	500	8-pin DIP
ICM7070L[2]		32 kHz	Bioolar	31.2	0.5	2048+8+1	1.5	3	8-pin DIP
ICM7245A 2		32 kHz	Bipolar	9.7	0.5	<del>-</del>	1.5	0.4	8-pin DIP
ICM7245BI2		32 kHz	Bipolar	7.8	0.5		1.5	0.4	8-pin DIP
ICM7245Di2l		32 kHz	Bipolar	7.8	1 per 10 sec	: -	1.5	0.4	8-pin DIP
ICM7245E[2]		32 kHz	Bipolar	7.8	1 per 12 sec	. –	1.5	0.4	8-pin DIP
ICM7245F <sup>[2]</sup>	_	32 kHz	Bipolar-	7.8	1 per 20 sec	· –	1.5	0.4	8-pin DIP
ICM7245U <sup>[2]</sup>	_	32 kHz	Unipolar	3.9	1		1,5	0.4	8-pin DIP
ICM1115A		4.19	Bipolar	1000111	0.5	64	1.5	. 80	8-pin DIP
ICM1115B		4.19	Bipolar	1000i1i	0.5	-64	1.5	40	8-pin DIP
				<del></del>					5 p DII

All Intersil analog quartz products are mask programmable. Options include:

- Crystal frequency 32 kHz, 1 MHz, etc.
- Pulse width (500 msec to 3.9 msec)
- Pulse frequency (64 Hz to 0.5 Hz)
- Alarm frequency (64 Hz to 4096 Hz, including complex)
- Motor drive characteristics
- Oscillator characteristics, including fixed capacitors (ICM7050)

Notes: [1] Square Wave.

- 12| Includes a fixed value capacitor on oscillator input.
- |3| Includes snooze.
- [4] All Intersit analog quartz products may be ordered in die form.



# ICM7038 Family CMOS Analog Quartz Clock Circuit

## **Synchronous Motor Applications**

#### **FEATURES**

- Battery operation: 1.2 to 3.6V devices
- Very low power: 30μA typical (1.5V parts)
- · High output current drive: 1 mA minimum
- Zero output bridge DC component (50% duty cycle square wave)
- All inputs fully protected no special handling precautions required
- Wide operating temperature range: -20 °C to +70 °C

#### GENERAL DESCRIPTION

The ICM7038 family of synchronous motor drivers is designed to operate from a 1.5V battery, and performs the functions of oscillator, frequency divider and output driver. In addition a power driver is tapped off from the thirteenth divider for use as an alarm driver.

Specifically the ICM7038 family uses an inverter oscillator having all biasing components on chip. Binary dividers permit frequency division from 4 MHz down to 64 Hz. The output from the divider network drives a bridge output circuit which provides a 50% duty cycle AC square wave having virtually zero DC component for driving a synchronous single phase motor. The total output drivers saturation is typically 200 ohms providing efficient operation of synchronous motors. The alarm output will drive a transducer (piezoelectric or speaker).

#### **TABLE OF OPTIONS**


The ICM7038 may be modified with alternative metal masks to provide any number of binary divider stages up to a maximum of 19 and supply voltages from 1.2 V to over 3.6V together with various output options. Consult your Intersil representative or the factory for further information. The alarm output can be tapped off from any of the latter divider stages.

(See table for standard options).

Part Number	Binary Dividers	Nominal Output Frequency	Nominal Supply Voltage
ICM7038A	16	64 Hz	3.0V
ICM7038B	16	64 Hz	1.5V


#### PIN CONFIGURATION

(OUTLINE DRAWING PA)



PIN 1 IS DESIGNATED BY EITHER A DOT OR A NOTCH.

#### ORDERING INFORMATION



ORDER DEVICES BY FOLLOWING PART NUMBER-IGM70388 I PA

## ICM7038 Family

#### **ABSOLUTE MAXIMUM RATINGS**

Power Dissipation Output Short Circuit (1)	. 300mW
Supply Voltage:	
ICM7038A	5V

Output Voltage(2)..... V- to V+

Storage Temperature ...... -30 °C to +125 °C


Operating Temperature . . . . . . . -20 °C to +70 °C NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. These are stress ratings only and functional operation of the devices at these or any other conditions above those indicated in the

### **TEST CIRCUIT**

QUARTZ CRYSTAL PARAMETERS

f = 4.194.304 Hz

 $R_S = 35\Omega$ Cm = 10 mpF



#### 50% DUTY CYCLE SIMULATED ALARM LOAD operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may cause device failures.

1. This value of power dissipation refers to that of the package and will not be obtained under normal operating conditions.


2. Except for instantaneous static discharges all terminals may exceed the supply voltage (2.0V max) by ±0.5 volt provided that the currents in these terminals are limited to 2 mA each.

#### **OPERATING CHARACTERISTICS**

(V  $^+$  = 3.0V (ICM7038A) or 1.5V (ICM7038B),  $f_{\rm osc}$  = 4,194,304 Hz, test circuit 1,  $T_A$  = 25°C, unless otherwise specifed.

·			7	038A/C	/F	7038B/D/E/G			
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Supply Current	1+			90	150		30	60	μА
Guaranteed Operating Voltage Range	ν+	-20°C ≤ to ≤ 70°C	2.2		3.6	1.2		1.8	٧
Total Output Saturation Resistance	R <sub>SAT</sub>	p + n Output Transistors, lout = 0.5mA	_	230	400		200	700	Ω
Alarm Output Saturation Resistance	R <sub>AL</sub>	I <sub>OUT</sub> = 1mA		200	400		300	800	Ω
Oscillator Stability	<sup>†</sup> STAB	Over V <sup>+</sup> range C <sub>IN</sub> = C <sub>OUT</sub> = 15pF		1			1		ppm
Oscillator Start-Up Time	tSTART	V <sup>+</sup> = min.			1.0			1.0	sec


## SCHEMATIC DIAGRAM (ICM7038B)






# TYPICAL OPERATING CHARACTERISTICS (ICM7038A)


OSCILLATOR STABILITY VS. SUPPLY VOLTAGE




MINIMUM OPERATING SUPPLY VOLTAGE VS. TEMPERATURE




SÚPPLY CURRENT VS. SUPPLY VOLTAGE




OUTPUT CURRENT VS.
OUTPUT SATURATION VOLTAGE



BRIDGE OUTPUT CURRENT VS. BRIDGE OUTPUT VOLTAGE




ALARM OUTPUT CURRENT (SOURCE) VS. OUTPUT SATURATION VOLTAGE




#### **TYPICAL OPERATING CHARACTERISTICS (ICM7038B)**

#### SUPPLY CURRENT VS. SUPPLY VOLTAGE




# ALARM OUTPUT CURRENT (SOURCE) VS. OUTPUT SATURATION VOLTAGE




#### ALARM OUTPUT SATURATION VOLTAGE


# **OUTPUT CURRENT (SOURCE) VS. OUTPUT SATURATION VOLTAGE**




#### OSCILLATOR STABILITY VS. SUPPLY VOLTAGE



# BRIDGE OUTPUT CURRENT VS. BRIDGE OUTPUT VOLTAGE



# MINIMUM OPERATING SUPPLY VOLTAGE VS. TEMPERATURE




## ICM7038 Family

#### **APPLICATION NOTES**


#### GENERAL DESCRIPTION

The ICM7038 Family has been designed primarily for quartz clock and timer applications using oscillator frequencies between 2.0 and 10 MHz. The design objectives were exceptional oscillator frequency stability, very low power, wide supply voltage range and wide temperature range. The oscillator contains all components except the tuning components and quartz crystal. Three outputs are provided. The two principal outputs are intended to be used to drive a single phase synchronous motor in a bridge configuration. As such, because of the matching of the transistors in the two outputs, the output DC component is extremely small. Stepper motors may also be used by placing a capacitor in series with the motor and using either a single output or the bridge output.



Alternatively outputs 3 and 4 may be used to drive TTL logic directly for timer applications.

The alarm output is taken from the output of the thirteenth divider and can source 1 mA at a low saturation voltage.



The ICM7038 may be used as a straight divider by driving directly into the oscillator output (pin no. 7) with a low impedance square wave drive. As such it may be used over the frequency range 1 MHz to 10 MHz.

#### OSCILLATOR CONSIDERATIONS

The oscillator of the ICM7038 is designed to operate with crystals having a load capacitance of 10 to 12 pF. This allows nominal capacitor values of 15/15 pF or 20/20 pF. Increaging the load capacitance of the crystal requires larger oscillator device sizes, which causes the supply current to increase. Modifications to the oscillator can be made on a custom basis. The tuning range can be increased by using crystals with lower load capacitances, however, the stability may decrease somewhat. This can be counteracted by reducing the motional capacitance of the crystal. A non-linear



feedback resistor is provided on chip, which has a maximum value at start up. Oscillator tuning should be done at the oscillator output.

The following expressions can be used to arrive at a crystal specification:

Tuning Range

$$\frac{\Delta f}{f} = \frac{C_m}{2(C_O + C_L)} \qquad \quad C_L = \frac{C_{IN}C_{OUT}}{C_{IN} + C_{OUT}}$$

gm required for startup

$$g_m = \omega^2 C_{IN}C_{OUT} R_S \left(1 + \frac{C_O}{C_L}\right)^2$$

Rs = series resistance of the crystal

= frequency of the crystal

Δf = frequency shift from series resonance frequency

Co = static capacitance of the crystal

CIN = input capacitance

Cout = output capacitance

C<sub>L</sub> = load capacitance

C<sub>m</sub> = motional capacitance

 $\omega = 2\pi f$ 

The resulting gm should not exceed 50 µmhos

7



# ICM7045 CMOS Precision Decade Timers

#### **FEATURES**


- Total integration: includes oscillator, divider, decoder driver on chip
- Wide operating supply range: 2.5V ≤ V + ≤ 4.5V
- Low operating power consumption:
   0.9 mW @ 3.6V supply with display off
- High output current drive: 18 mA peak current per segment with 12.5% duty cycle.
- Leading zero suppression: timer stopwatch applications
- Fractional second suppression: 24-hour clock application
- Short duration short circuit protection on all inputs and outputs at 3.6V supply
- Versatility of applications: precision timer,
   4 mode stopwatch, 24-hour clock
- Uses 6.5536 MHz quartz crystal for high accuracy

#### GENERAL DESCRIPTION

The ICM7045 is a fully integrated precision decade timer fabricated using Intersil's low voltage metal gate C-MOS technology. The oscillator, frequency divider, multiplexer, decoder, segment and digit output buffers are all included on-chlp. The circuits are designed to interface directly with fully multiplexed 8-digit 7-segment common cathode LED displays. The normal supply voltage is 3.6V, equivalent to a stack of three nickel cadmium batteries.

This circuit is designed for use as a digital timer, 4-function stopwatch and 24 hour clock; the only external components required are the display, batteries, 6.5536 MHz crystal, turning capacitor and 4 switches.

The ICM7045 divides the oscillator frequency in sixteen binary stages to a frequency of 100 Hz; some of these intermediate outputs are used to generate the multiplex waveforms at a 12.5% duty cycle/800 Hz rate. The 100 Hz signal is then processed in the counters and multiplexed in the decoders.



#### **ABSOLUTE MAXIMUM RATINGS**

Power Dissipation (1)1W
Supply Voltage
Input Voltage Equal to, but never in excess of the supply voltages
Output Voltage Equal to, but never in excess of the supply voltages
Digit Drive Output Current
Storage Temperatures
Operating Temperatures – 20 °C to +85 °C
Lead Temperature (Soldering, 10 sec)

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: This value of power dissipation refers to that of the package and will not be obtained under normal operating conditions.


#### TYPICAL OPERATING CHARACTERISTICS


**TEST CONDITIONS:** V + = 3.6V,  $T_A = 25$  °C Parameters listed are absolute value


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	1+	Display Off		180	2000	μА
		7 Segments Lit	70	105		mA
·		V <sub>F</sub> = 1.8V		ŀ		
		2 Segments Lit	28	42		mA
	,	V <sub>F</sub> = 1.8V .				
Operating Voltage	٧+	-20°C <t<sub>A&lt;85°C</t<sub>	2.5		4.5	٧
Segment Current Drive	I <sub>SEG</sub>	7 Segments I.T., V <sub>F</sub> = 1.8V,				
		12.5% Duty Cycle				
Instantaneous			10	15		mA
Average			1.25	1.825	,	mA
Segment Current Drive		2 Segments Lit,				
		$V_F = 1.8V$				
		12.5% Duty Cycle				
Instantaneous			14	21		mA
Average			1.75	2.625		mA
Min. Switch Actuation						
Current, Any Switch	Isw	_	50		,	μΑ
Digit Driver Leakage Current	I <sub>DLK</sub>				200	μА
Segment Driver Leakage Current	l <sub>SLK</sub>		1		200	μΑ
Typical Oscillator Stability	f <sub>STAB</sub>	3V≤V <sup>†</sup> ≤4V, C <sub>TUNING</sub> = 15pF		1.0		ppm
Oscillator Start Up Time	t <sub>start</sub>	V + = 3.6V			0.1	sec
		V <sup>+</sup> = 2.5V <sub>1</sub>		· .	1.0	sec
Osciliator Input Capacitance	C <sub>IN</sub>			17		pF

#### TYPICAL PERFORMANCE CURVES












#### OSCILLATOR STABILITY VS. SUPPLY VOLTAGE FOR 3 DIFFERENT QUARTZ CRYSTALS








#### ICM7045

Quartz Crystal Parameters f = 6.5536 MHz

 $R_s = 40\Omega$ 

 $C_1 = 15mpF$  $C_0 = 3.5pF$ 



NOTE: Specify quartz crystal to have nominal frequency value when tuned by a total parallel capacitance value of 12 pF or less.

Figure 1: Four Stopwatch Modes

#### **FUNCTIONAL OPERATION**

#### STOPWATCH/TIMER OPERATION

The control inputs used in the complete stopwatch application are: (refer to fig. 1)

START/STOP DISPLAY RESET STANDARD SPLIT RALLY

START/STOP and DISPLAY are designed for connection to single pole double throw switches to insure operation free of contact bounce.

The switch connected to RESET can be normally open single pole single throw. STANDARD, SPLIT and RALLY are control points with internal pull down resistors to V-. These are designed to be connected to a rotary function switch which will connect no more than one of these points to V+. If STANDARD (SPLIT, RALLY) is connected to V+ the stopwatch is said to be in the STANDARD (SPLIT, RALLY) mode. If all three are left open, the stopwatch is in the SEQUENTIAL mode.

#### **RESET FUNCTION**

When the stopwatch is turned on, the RESET will normally be activated. This puts the stopwatch in a ready condition by:


- 1. Resetting all circuitry
- 2. Blanking seconds, minutes, hours


- 3. Showing 00 in the two least significant digits.
- 4. Turning on the display if it was previously turned off

The display of just two zeros in the two least significant digits gives the complete assurance that the stopwatch is "ready to go".

#### STANDARD MODE

in the STANDARD mode, after a reset has taken place, START/STOP is activated at time to. The clock and display are moving simultaneously. A second activation of START/STOP stops the clock and holds the display at time ttotal. This completes an event, For timing a second event there are two options. One is to activate START/STOP at the start of the second event. This will momentarily reset the counter and display so that the timing of the second event proceeds from zero. Another activation of START/STOP stops the counter and display at time t<sub>total</sub> to end the second event. The other option is to activate RESET after the first event is over. Then the second event proceeds similarly to the first event. As is clear from this description. RESET can be used at any time to reset the stopwatch, including when a timing is in progress. The DISPLAY input can be activated to turn the display off and on. If the display is off when RESET is activated, it will reset and turn on. Turning off the display for timing long events will result in a very substantial power saving.





# 


#### **SEQUENTIAL MODE**

The sequential mode of the stopwatch is designed for timing events consisting of more than one leg (such as relays, multilap races, etc.). After the initial reset the START/STOP is activated at  $t_0$  to start the event. A second activation of START/STOP at time  $t_1$  stops the display and allows  $t_1$  to be read out, while the clock resets and starts counting again instantaneously. At time  $t_2$  an activation of START/STOP enters  $t_2$  (the time of leg 2) into the display. This sequence can continue indefinitely. Assuming the total event has n legs, the total elapsed time is then equal

to the sum of the n times read out:

$$t_{\text{total}} = t_1 + t_2 \dots + t_n$$


If it is desired to see the moving clock after a time has been recorded, the DISPLAY switch can be activated to release the display hold and catch up with the moving clock. The display cannot be turned off in the sequential mode. RESET can be activated at any time to reset clock and display.



#### SPLIT MODE

The split mode is another mode for timing multileg events. In contrast to the sequential mode, the timing in the split mode is cumulative. From a reset condition, the START/STOP switch is activated at  $t_0$  to start the counter and display running. A second activation at  $t_1$  stops the display and allows  $t_1$  to be read out while counter continues timing. A third activation at  $t_2$  advances the display


with the total elapsed time from  $t_0$  to  $t_2$  showing. Finally, at time  $t_n$  the total elapsed time of the event is entered in the display. The time of one leg of the event can be obtained by subtraction. The display can be synchronized to the counter (catch-up function) at any time by activating the display switch. To reset the timer, activate reset. The display cannot be turned off in the SPLIT mode.



#### **RALLY MODE**

The rally mode is designed for timing of events with interruptions. Consider an n leg event where the legs may be separated by intervals which should not be timed. The rally mode starts with a RESET. At time  $t_0$  the stopwatch is started by activating START/STOP. After this point the RESET function is disabled to prevent accidental resets

during long timing intervals. At time  $t_1$  a START/STOP pulse stops counter and display. From here on each leg time is added to the total by a START/STOP pulse at the beginning of the leg and at the end. The individual leg times are determined by subtraction. The display can be turned on and off with the display switch.



# 

#### CLOCK OPERATION

The control inputs used in a possible 24-hour clock configuration are (refer to fig. 2):

> START/STOP MINUTES ADVANCE HOURS ADVANCE RALLY

**HOURS** MINUTES ADVANCE and START/STOP. ADVANCE are designed for connection to single pole double throw switches; this assures contact bounce elimination on these inputs. To avoid an additional switch for the DISPLAY input, the RALLY input should be connected to V+ through a 20k resistor and to V- through a 0.01 µF capacitor. These components insure that the display is on when power is applied to the circuit. The most convenient setting procedure is:

- If clock is not running when power is applied activate START/STOP switch.
- Depress MINUTES ADVANCE switch to obtain correct minutes setting, one minute count per activation.
- Depress HOURS ADVANCE switch to obtain correct HOURS setting, one hour count per activation.

It is possible to set the clock more accurately or to correct small time errors by using START/STOP in combination with MINUTES ADVANCE, if the clock is, for instance, 20 seconds slow, activate the MINUTES ADVANCE once, then activate the START/STOP, wait 40 seconds and activate the START/STOP again. If the clock is 20 seconds fast, the START/STOP switch should be activated to stop the clock, then after 20 seconds activated again to restart the clock. Other clock configurations are possible (see Application Notes).





Figure 2: Clock Mode

#### **APPLICATION NOTES**

The ICM7045 have been designed with versatility of applications in the digital timer/stopwatch/24-hour clock field as the major objective. The simplicity of operating modes allow for an extremely practical, easy to use stopwatch, at the same time permit the design of a variety of simple lapse timer, stopwatch and clock circuits; a few of these will be shown and discussed briefly here.


#### TIMER CIRCUIT I

This simple circuit (display connections not shown) allows interval timing up to 24 hours with a resolution of 0.01 second. Each interval is timed by one start and one stop pulse on the start/stop line. The start pulse for the next interval to be timed automatically resets the timer. Leading zero suppression is automatic.



#### TIMER CIRCUIT II


This circuit allows cumulative timing of intervals. Each interval is timed by one start and one stop pulse on the start/stop line. Each subsequent interval timed adds to the total line displayed. The reset switch allows the timer to be reset to zero to start another sequence of intervals. Note that the time between the end of one interval and the start of the reset is not recorded nor added to the total.



# 

#### TIMER CIRCUIT III


This circuit allows interval timing with a single pulse on the start/stop line. Each pulse enters the time elapsed since the previous pulse into the display, resets the timer and starts the timer for the next interval.



#### **CLOCK CIRCUIT I**

The standard clock circuit is shown and described in fig. 2. The clock accuracy with a stable voltage supply will depend mostly on the temperature and aging characteristics of the crystal.

The power supply can be modified to give battery standby power.



The standby circuit should be designed to provide the specified minimum voltage to the ICM7045.

#### OTHER CLOCK CIRCUITS


The basic clock circuit can be modified for various special applications. If it is desired to turn the display on and off, then connect the display input to an additional SPDT switch, while omitting the capacitor/resistor combination on the STANDARD input.

This input can then be wired directly to V<sup>+</sup>. This 24-hour clock version might be applicable to vehicles, boats, etc. where a battery is available to supply the display off clock current, while the display can be turned on with the ignition. Another possible configuration would connect a special circuit to the DISPLAY input which generates a double pulse about 3 seconds apart:

This means depressing the switch will turn on the clock's display for 3 seconds. This allows design of a battery operated "on demand" digital 24-clock.

#### STOPWATCH EXTERNAL SYNC CIRCUIT

If the stopwatch is connected as shown in fig.1, a few additional components will allow external synchronization of the stopwatch in any mode:



NOTE: Be sure to minimize the distance between the transistor and the ICM7045 to prevent noise from being generated along this connection. Noise spikes absolutely must not exceed the supply voltages.

The external sync signal source must supply a positive pulse to activate the START/STOP input. The minimum voltage of this pulse is about 1.2V in the circuit as shown, but the triggering level can be changed by modifying the input resistor ratio. The output impedance of the external sync signal source should be no greater than 4k ohms.

#### ICM7045

#### **OSCILLATOR CONSIDERATIONS**


The oscillator is a high gain complementary MOS inverter with on-chip feedback resistors and an on-chip fixed input capacitor of 22pF. For the 6.5536 MHz crystal needed for normal timing using the ICM7045, it is suggested that the nominal load capacitance be kept under 12pF to keep total loading on the oscillator to a reasonable level. The actual trimmer range and the nominal load capacitance needed will have to be determined from the total stray capacitance of the particular circuit (including ICM7045 with package, PC board, etc.) and the tuning tolerance of the chosen crystal.

The series resistance of the crystal should also be kept to a low value (typically less than 50 ohms) to achieve adequate low voltage operation.

Oscillator tune up can be most easily performed using a pull-up resistor of 10k ohms on the fractional seconds digit, using period average tune for 1.25ms (800Hz).

# 

#### CHIP TOPOGRAPHY





# ICM7050 ICM1115

# Quartz Clock Circuits Bipolar Stepper Motor Applications

#### **FEATURES**

- · Single battery operation
- Very low current typically 40µA at 4.19MHz
- · Reset or stop function, inhibited during output
- Extremely low output saturation resistance: less than 100 ohms
- Complex direct drive alarm; 1Hz + 8Hz + 2048Hz
- · Custom options available

#### ORDERING INFORMATION


DEVICE	MOTOR OUTPUT	ALARM OUTPUT
ICM7050	47ms @ 0.5 Hz	Complex
ICM1115	0.5 Hz Square Wave	64 Hż Tone

Note: These devices require a crystal frequency of 4.19 MHz. Consult ICM7070 data sheet for 32.768 kHz devices.

\*See PART NUMBER CHANGES below.

#### **GENERAL DESCRIPTION**


The ICM7050/ICM1115 are single battery analog quartz clock circuits intended for use with bipolar stepper motors and fabricated using Intersil's low voltage metal gate CMOS process, The circuits consist of a divider chain, output gating, output buffers and an oscillator which, when using the specified 4.19MHz crystal and capacitors provides excellent stability. The high frequency portion of the divider chain consists of dynamic dividers, while the remainder are static. The dynamic dividers feature low power consumption and operating voltage, but limit low frequency operation. The 223 divider chain is tapped at the 211, 219, and 222 points to provide a complex alarm of 1Hz, 8Hz, and 2048Hz driving an output inverter. Several standard motor drive waveforms are available, and the large output inverters provide the low impedance necessary to drive the motor. A reset inhibit function is provided so that if the RESET occurs during an output pulse, resetting will not take place until the pulse is completed. RESET may also be used as a stop for synchronization to a time signal or tester. Motor drive will continue 1 sec. after RESET is released.



#### **CUSTOM OPTIONS**

The ICM7050 input and output configurations may be customized for:

- On-chip oscillator capacitance up to 20 pF at OSC IN or OSC OUT
   Output pulse frequency from 0.5 Hz to 64 Hz (standard crustal)
- Output pulse frequency from 0.5 Hz to 64 Hz (standard crystal freq.)
- Output pulse width from 0.98 msec to 50% duty cycle
- Alarm output up to three binary frequencies from 1 Hz to 2048 Hz
   Consult factory for mask programming charge and minimum order requirements.



# ICM7050/ICM1115

#### **ABSOLUTE MAXIMUM RATINGS**



Pow	er Dissipation Output Short Circuit (Note 1) .	Mm008
Supp	ply Voltage	
Out	out voltage (Note 2)	Equal to but payor
Inpu	t Voltage (Note 2)	exceeding the supply voltage
Store	age Temperature	-30°C to 11359C
Opei	rating remperature	_20°C+4-170°C
Lead	Temperature (soldering, 10s)	30090

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: This value of power dissipation refers to that of the package and will not normally be obtained under normal operating conditions.

NOTE 2: Due to the inherent SCR structure of junction isolated CMOS devices, the circuit can be put in a latchup mode if large currents are injected into device inputs or outputs. For this reason special care should be taken in a system with multiple power supplies to prevent voltages being applied to inputs and/or outputs before power is applied. If only inputs are affected, latchup can also be prevented by limiting the current into the input terminal to less than 1mA.

#### **ELECTRICAL CHARACTERISTICS**


. (V+ = 1.5V,  $f_{osc}$  = 4,194,304Hz test circuit,  $T_A$  = 25°C, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current(Note 3) except ICM1115A ICM1115A Only	]+	No Load		40	60	.μΑ
Operating Voltage	V+	8000 - 7	l	80	120	
Total Output Saturation Resistance	у. Волт	-20°C < T <sub>A</sub> < 70°C	1.2		1.8	V
Alarm Saturation Resistance	RAL(on)		1	70	100	Ω
,	ALCON	N, IL = 2mA	]	400 100	700	Ω
Oscillator Stability	fstab	1.2 ≤ V+ ≤ 1.6		100	400	Ω
Oscillator Start-up Time	tstart	V+ = 1.2V		[ '	1.0	ppm sec
Oscillator Transconductance (Note 3)	gm .	ICM7050	75	200	1.0	300
}		ICM1115A	150	400		μmho
	<del></del>	ICM1115B	75	200		

IOTE 3: Two options are available with the ICM1115. The ICM1115B is designed to be used with crystals whose load capacitance is 12 pF or less.

Using input and output capacitors of 15 to 20 pF, this device will provide stable operation at very low supply current. For applications with larger load capacitance (15 to 20 pF), the ICM1115A ensures that an increased oscillator current is available to guarantee startup and operation over the voltage range. Using input and output capacitors of 30 to 40 pF, the ICM1115A will offer good stability at a supply current approximately twice that of the ICM1115B.

## TYPICAL APPLICATION (also TEST CIRCUIT)




Notes:


RESET/STOP: If pin 4 is not used, it should be lied to V—

OUTPUT FREQUENCIES: Crystal frequencies from 1 to 10 MHz may be used to obtain different output frequencies. See Oscillator Considerations for suitable


#### TYPICAL OPERATION CHARACTERISTICS




# **OUTPUT CURRENT VS OUTPUT LOAD VOLTAGE**




#### OSCILLATOR STABILITY vs. SUPPLY VOLTAGE




#### ALARM OUTPUT CURRENT VS SATURATION VOLTAGE




#### **OUTPUT WAVEFORMS (ICM7050)**




n = 47 msec for ICM7050



#### **OUTPUT WAVEFORMS (ICM1115)**



\*Shown during OUTput 1; exchange OUTput 1 and OUTput 2 for opposite case.



## ICM7050/ICM1115

# 

# APPLICATION NOTES OSCILLATOR CONSIDERATIONS

The oscillator of the ICM7050 has been designed to operate with crystals having a load capacitance of 10 to 12pF. This allows nominal capacitor values of 15/15pF or 20/20pF increasing the load capacitance of the crystal requires larger oscillator device sizes, which causes the supply current to increase. Modifications to the oscillator can be made on a custom basis. The tuning range can be increased by using crystals with lower load capacitances, however the stability may decrease somewhat. This can be counteracted by reducing the motional capacitance of the crystal. A nonlinear feedback resistor having a maximum value at start up is provided on chip. Oscillator tuning should be done at the OSCillator OUTput.

The following expressions can be used to arrive at a crystal specification:

Tuning Range

$$\frac{\Delta f}{f} = \frac{C_{m}}{2(C_{0} + C_{L})} \qquad C_{L} = \frac{C_{in}C_{out}}{C_{in} + C_{out}}$$

gm required for startup

$$g_{\text{m}} = \omega^2 \text{ C}_{\text{in}} C_{\text{out}} R_{\text{S}} \left(1 + \frac{C_0}{C_L}\right)^2$$

Rs = series resistance of the crystal

f = frequency of the crystal

Δf = frequency shift from series resonance frequency

Co = static capacitance of the crystal

Cin = input capacitance

Cout = output capacitance

C<sub>m</sub> = motional capacitance

 $\omega=2\pi f$ 

The resulting q<sub>m</sub> should not exceed 50µmhos.

#### OSCILLATOR TUNING METHODS

When tuning the oscillator two methods can be used. The first method would be to monitor the output pulse at either OUT 1 or OUT2 with a counter set to measure the period. The oscillator trimmer would then be adjusted for a reading of 2.000000 secs. A second method would be to put the device in the reset mode by pulling the RESET pin to V+ and then monitor the ALARM output with a counter set to measure average period. The ALARM output is a continuous 2048Hz when in the reset mode, which gives a period of 488.28125 µs.

The trimmer capacitor used for tuning should be connected to the OSCillator OUTput. Otherwise, if tuned at the input, the stability will vary with tuning, and the current drain may become excessive when the input capacitance is much less than the output capacitance. Refer to the Supply Current vs. Supply Voltage and Oscillator Stability vs. Supply Voltage characteristic curves on the preceding page.

#### TEST MODE OPERATION


Pulling the RESET/TEST input to —7V switches the device into the test mode to speedup automatic testing. When in the test mode the output rate is increased 16 times, from 1Hz to 16Hz, with a corresponding reduction in pulse width. The ALARM output changes to a composite waveform of 16Hz and 128Hz. The circuit can be reset while in the test mode by shorting the ALARM output to V.

#### **ALARM CONSIDERATIONS**

The ALARM output inverter is large enough to directly drive transducers requiring up to 2mA of current. If more current is needed, a PNP buffer should be used\*. A slight flutuation in the supply current of  $0.5\mu\mathrm{A}$  to  $1.0\mu\mathrm{A}$  will be seen; this is a result of  $2048\mathrm{Hz}$  driving the relatively large gate capacitance of the alarm output transistors.

\*See Intersil Application Bulletin A031 for details.

#### **CHIP TOPOGRAPHY**



7



# ICM7051 CMOS Auto Clock Circuit

#### **FEATURES**


- Wide operating supply voltage and temperature ranges
- Excellent oscillator stability
- Short circuit protected bridge output with low ON resistance
- Oscillator feedback resistor on-chip
- · All inputs fully protected
- Nominal 12.6 volt zener on chip
- 64Hz output for synchronous motor applications (ICM7051A)
- 1 Hz output with 31.2 ms output pulse width for stepper motor applications (ICM7051B)
- Typical power dissipation < 4 mW at 12 volts</li>

#### **GENERAL DESCRIPTION**

The ICM7051A/B is an auto clock circuit fabricated using Intersil's standard metal gate CMOS process.

Included on-chip are the oscillator, dividers, output drivers and over-voltage protection circuitry. The oscillator of the ICM7051A/B has the feedback component on-chip, and when used with the specified crystal parameters will give excellent stability. The binary dividers of the ICM7051 allow division from 4.19MHz and drive a bridge output which provides an alternating 31.2ms output pulse at 1Hz for the ICM7051B (0.5Hz each side) or a 64Hz square wave output for the ICM7051A. The bridge output consists of two large inverters with the output ON resistance of the N and P channel devices together being less than 100 ohms with VBATT equal to 13.5 volts and load current equal to 10mA.

The ICM7051 series contains an on-chip zener which, when used with an external resistor and capacitor, will provide protection against over-voltage transients that may occur in an automobile environment.



Supply Voltage (VRATT

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (VBATT,12 to +25V (Note 1)
see TEST CIRCUIT)0.5 to +13.5V
Output Voltage and T.P. Input Not to exceed
supply voltage
Storage Temperature40°C to +125°C
Uperating Temperature -20°C to ±85°C
Lead Temperature (Soldering, 10 sec) 300°C
Power Dissipation (Note 2)
Latch up holding current (Note 3) 100mA

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Stress duration not to exceed 2 min.

Note 2: This value of power dissipation refers to that of the package and will not be normally obtained under normal operating conditions.

Note 3: A destructive latch up mode is possible if an input or output is forward biased with respect to either the positive or negative supplies. The ICM7051 has an absolute maximum latch up holding current of 100mA. This means the device, when operated at ambient temperature, will return to its normal operating state after an inadvertant input transient, if the supply current is limited to less than the absolute maximum latch up holding current of the device.


#### **OPERATING CHARACTERISTICS**

 $V_{BATT}=13.5V,\ T_{A}=25^{b}C,\ fosc=4.194304MHz,\ R_{L}=1.2\ k\Omega,\ unless otherwise specified$ 


<b>_</b>		TEST CONDITIONS					
PARAMETER	SYMBOL			MIN.	TYP.	MAX.	UNIT
Supply Current	į+	No Load	VBATT = 13.5V			7	mA
<u> </u>			V <sup>+</sup> = 7.0V	·	**-	1	
Supply Voltage Range (Note 4)	VBATT	T <sub>A</sub> = 25° C		4,5	>3.5	22	
,g., , ango (10to 4)	· DATT	-20° C ≤ T <sub>A</sub> ≤ +85° C		7.0	-	17	V
Output Resistance (n+p)	Rout	Io = 10mA V+=5V, Io = 5mA				100	
	1,001				130	†	Ω
Zener Voltage	Vz	Iz = 5mA	*	11		14	V
Oscillator Stability	fstab	6V ≤ V <sup>+</sup> ≤ \	/z			2	ppm
Oscillator Start Up Time	tstart	6V ≤ V <sup>+</sup> ≤ \	/z			1	sec
Output Leakage Current	lolk	All Outputs				100	μA
Oscillator Transconductance	· · ·	V <sup>+</sup> ≥ 6.0V	,		250	130	μΑ.
	gm	V <sup>+</sup> ≥ 3.0V	-	25	100	<del>                                     </del>	μmho

Note 4: In Test Circuit only, V+ should not exceed vz.


#### **TEST CIRCUIT**





#### TYPICAL AUTO CLOCK




#### TYPICAL OPERATING CHARACTERISTICS











#### **OUTPUT WAVEFORMS**





The ICM7051 uses a TEST point to facilitate testing. This pin has an on-chip pulldown resistor, and for normal operation is at V<sup>-</sup>. Connecting this pin to V<sup>+</sup> will give a 32 times speed-up of the outputs.

#### **CUSTOM VERSIONS**

The ICM7051 may be modified with alternative metal masks to provide a different number of dividers, various pulse widths, increased oscillator transistors or optional V zener pad for use with an external zener diode. The ICM7051 can be adapted for use with different synchronous motors as well as a variety of stepping motors. Consult factory for details.

### ICM7051

#### APPLICATION NOTES


#### OSCILLATOR CONSIDERATIONS

The oscillator of the ICM7051 has been designed to operate with crystals having a load capacitance of 10 to 12pF. This allows nominal capacitor values of 15/15pF or 20/20pF, Increasing the load capacitance of the crystal requires larger oscillator device sizes, which causes the supply current to increase. Modifications to the oscillator can be made on a custom basis. The tuning range can be increased by using crystals with lower load capacitances, however the stability may decrease somewhat. This can be counteracted by reducing the motional capacitance of the crystal. A non-linear feedback resistor having a maximum value at start up is provided on chip.

The trimmer capacitor used for tuning should be connected to the OSCillator OUTput. Otherwise, if tuned at the input, the stability will vary with tuning, and the current drain may become excessive when the input capacitance is much less than the output capacitance. Refer to the Supply Current vs. Supply Voltage and Oscillator Stability vs. Supply Voltage characteristic curves on the preceding page.

To tune the oscillator, the best method is to monitor the output pulse at either OUT1 or OUT2 with a counter set to measure the period. The oscillator trimmer is then adjusted for a reading of 15.625 msec for the ICM7051A, or 2.0000 secs for the ICM7051B. Note that different output frequencies can be obtained by varying the crystal frequency over a range of 1 to 10MHz. In particular, a 60Hz output will result if a 3.93216MHz crystal is used with the ICM7051A.

#### **CHIP TYPOGRAPHY**



The follwing expressions can be used to arrive at a crystal specification:

Tuning Range

 $\omega = 2\pi f$ 

$$\frac{\Delta f}{f} = \frac{C_{\text{m}} \cdot }{2(C_0 + C_1)} \quad C_L = \frac{C_{\text{in}} C_{\text{out}}}{C_{\text{in}} + C_{\text{out}}}$$

am required for startup

$$g_{\rm m} = \omega^2 C_{\rm in} C_{\rm out} R_{\rm S}$$
  $\left(1 + \frac{C_{\rm o.}}{C_{\rm L}}\right)^2$ 

$$\begin{split} R_S = & \text{ series resistance of the crystal } \\ f = & \text{ frequency of the crystal } \\ \Delta f = & \text{ frequency shift from series resonance frequency } \\ C_o = & \text{ static capacitance of the crystal } \\ C_{in} = & \text{ input capacitance } \\ C_{out} = & \text{ output capacitance } \\ C_m = & \text{ motional capacitance} \\ \end{split}$$

The resulting g<sub>m</sub> should not exceed about 1/2 the value of the oscillator at the relevant supply voltage.

#### **ABSOLUTE MAXIMUM RATINGS**

Power Dissipation Output Short Circuit (Note 1)	300mW
Supply Voltage	3V
Output Voltage (Note 2) Equal to b	ut never
Input Voltage (Note 2) exceeding the supply	voltage
Storage Temperature30°C to	+125°C
Operating Temperature20° C t	o ±70° C
Lead Temperature (soldering, 10s)	. 300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: This value of power dissipation refers to that of the package and will not normally be obtained under normal operating conditions.


NOTE 2: Due to the inherent SCR structure of junction isolated CMOS devices, the circuit can be put in a latchup mode if large currents are injected into device inputs or outputs. For this reason special care should be taken in a system with multiple power supplies to prevent voltages being applied to inputs and/or outputs before power is applied. If only inputs are affected, latchup can also be prevented by limiting the current into the input terminal to less than tmA.

#### **ELECTRICAL CHARACTERISTICS**

(V+ = 1.5V, tosc = 32,768 Hz test circuit,  $T_A = 25$ °C, unless otherwise specified)

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
]+	No Load		3	6	μА
V+	-20°C < TA <+70°C	1.2	-	1.8	v
Rour	IL = 4mA		70	100	Ω
RAL(on)	P, I <sub>L</sub> = 1mA		400	700	Ω
	N, I <sub>L</sub> = 2mA		100	400	ι
f <sub>stab</sub>	1.2 ≤ V+ ≤ 1.6		1		ppm
t <sub>start</sub>	V+ = 1.2V			1.0	sec
CIN		16	20 .	24	pF
g <sub>m</sub>		2	7	}	μmho
	I+ V+ ROUT RAL(on) fstab tstart CIN	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### TYPICAL APPLICATION



7

#### **ABSOLUTE MAXIMUM RATINGS**

Power Dissipation Output Short Circuit (Note 1)	300mW
Supply Voltage	3V
Output Voltage (Note 2) Equal to b	ut never
Input Voltage (Note 2) exceeding the supply	voltage
Storage Temperature30°C to	+125°C
Operating Temperature20° C t	o ±70° C
Lead Temperature (soldering, 10s)	. 300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: This value of power dissipation refers to that of the package and will not normally be obtained under normal operating conditions.


NOTE 2: Due to the inherent SCR structure of junction isolated CMOS devices, the circuit can be put in a latchup mode if large currents are injected into device inputs or outputs. For this reason special care should be taken in a system with multiple power supplies to prevent voltages being applied to inputs and/or outputs before power is applied. If only inputs are affected, latchup can also be prevented by limiting the current into the input terminal to less than tmA.

#### **ELECTRICAL CHARACTERISTICS**

(V+ = 1.5V, tosc = 32,768 Hz test circuit,  $T_A = 25$ °C, unless otherwise specified)

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
]+	No Load		3	6	μА
V+	-20°C < TA <+70°C	1.2	-	1.8	v
Rour	IL = 4mA		70	100	Ω
RAL(on)	P, I <sub>L</sub> = 1mA		400	700	Ω
	N, I <sub>L</sub> = 2mA		100	400	ι
f <sub>stab</sub>	1.2 ≤ V+ ≤ 1.6		1		ppm
t <sub>start</sub>	V+ = 1.2V			1.0	sec
CIN		16	20 .	24	pF
g <sub>m</sub>		2	7	}	μmho
	I+ V+ ROUT RAL(on) fstab tstart CIN	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### TYPICAL APPLICATION




7


# 

#### TYPICAL OPERATION CHARACTERISTICS


SUPPLY CURRENT VS SUPPLY VOLTAGE




#### OSCILLATOR STABILITY vs. SUPPLY VOLTAGE




#### **OUTPUT CURRENT VS OUTPUT LOAD VOLTAGE**




#### ALARM OUTPUT CURRENT VS SATURATION VOLTAGE P CHANNEL SATURATION VOLTAGE



#### **OUTPUT WAVEFORMS (ICM7070L)**





## ICM7070L

# 

# APPLICATION NOTES OSCILLATOR CONSIDERATIONS

The oscillator of the ICM7070 has been designed to operate with crystals having a load capacitance of 10 to 12pF. This allows nominal capacitor values of 15pF or 20pF. Increasing the load capacitance of the crystal requires larger oscillator device sizes, which causes the supply current to increase. Modifications to the oscillator can be made on a custom basis. The tuning range can be increased by using crystals with lower load capacitances, however the stability may decrease somewhat. This can be counteracted by reducing the motional capacitance of the crystal. A non-linear feedback resistor having a maximum value at start up is provided on chip. Oscillator tuning should be done at the oscillator output.

The following expressions can be used to arrive at a crystal specification:

**Tuning Range** 

$$\frac{\Delta f}{f} = \frac{C_{m}}{2(C_{0} + C_{1})}$$

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}}$$

9m required for startup

$$g_{m} = \omega^{2} C_{in}C_{out}R_{S} \left(1 + \frac{C_{o}}{C_{L}}\right)^{2}$$

Rs = series resistance of the crystal

f = frequency of the crystal

Δf = frequency shift from series resonance frequency

Co = static capacitance of the crystal

C<sub>in</sub> = input capacitance

Cour = output capacitance

C<sub>m</sub> = motional capacitance

 $\omega = 2\pi f$ 

The resulting gm should not exceed 20 umhos.

#### OSCILLATOR TUNING METHODS

When tuning the oscillator two methods can be used. The first method would be to monitor the output pulse at either OUT 1 or OUT 2 with a counter set to measure the period. The oscillator trimmer would then be adjusted for a reading of 2.000000 secs. A second method would be to put the device in the reset mode by pulling the RESET pin to V<sup>±</sup> and then monitor the ALARM output with a counter set to measure average period. The ALARM output is a continuous 2048Hz when in the reset mode, which gives a period of 488.28125µs.

The trimmer capacitor used for tuning should be connected to the OSCillator OUTput. Otherwise, if tuned at the input, the stability will vary with tuning, and the current drain may become excessive when the input capacitance is much less than the output capacitance. Refer to the Supply Current vs. the Supply Voltage and Oscillator Stability vs. Supply Voltage characteristic curves on the preceding page.

#### **TEST MODE OPERATION**


Pulling the RESET/TEST Input to —7V switches the device into the test mode to speed up automatic testing. When in the test mode the output rate is increased 4 times, from 0.5Hz to 2Hz, with a corresponding reduction in pulse width. The ALARM output changes to a composite waveform of 4Hz and 32Hz. The circuit can be reset while in the test mode by shorting the ALARM output to V<sup>-</sup>.

#### **ALARM CONSIDERATIONS**

The ALARM output inverter is large enough to directly drive transducers requiring up to 2mA of current. If more current is needed, a PNP buffer should be used\*. A slight fluctuation in the supply current of  $0.5\mu A$  to  $1.0\mu A$  will be seen; this is a result of the 2048Hz drive to the relatively large gate capacitance of the alarm output transistors.

\*See Intersil Application Bulletin A031 for details.

#### **CHIP TOPOGRAPHY**





# ICM7206 CMOS Touch Tone Encoder

#### **FEATURES**

- Low cost system with minimum component count
- Fully integrated oscillator uses 3.58 MHz color TV crystal
- High current bipolar output driver
- Low output harmonic distortion
- Wide operating supply voltage range: 3 to 6 volts
- Uses inexpensive single contact per key calculator type keyboard (ICM7206/C/D)
- Extremely low power ≤ 5.5mW with a 5.5V supply
- Single and dual tone capabilities
- Multiple key lockout
- Disable output: provides output switch function whenever a key is pressed
- Custom options available

#### **GENERAL DESCRIPTION**

The Intersil ICM7206/A/B/C/D are 2-of-8 sine wave tone encoders for use in telephone dialing systems. Each circuit contains a high frequency oscillator, two separate programmable dividers, a D/A converter, and a high level output driver.

The reference frequency is generated from a fully integrated oscillator requiring only a 3.58 MHz color TV crystal. This frequency is divided by 8 and is then gated into two divide by N counters (possible division ratios 1 through 128) which provide the correct division ratios for the upper and lower band of frequencies. The outputs from these two divide by N counters are further divided by 8 to provide the time sequencing for a 4 voltage level synthesis of each sinewave. Both sinewaves are added and buffered to a high current output driver, with provisions made for up to two external capacitors for low pass filtering, if desired. Typically, the total output harmonic distortion is 20% with no L.P. filtering and it may be reduced to typically less than 5% with filtering. The output drive level of the tone pairs will be approximately

-3dBV into a 900 ohm termination. The skew between the high and low groups is typically 2.5 dB without low pass filtering:


The 7206 uses either a  $3\times4$  or  $4\times4$  single contact keyboard; the oscillator will run whenever the power is applied, and the DISABLE output consists of a p-channel open drain FET whose source is connected to  $V^{\dagger}$ .

The 7206A can also use a 3 x 4 or 4 x 4 keyboard, but requires a double contact type with the common line tied to  $V^{\dagger}$ . The oscillator will be on whenever power is applied; the DISABLE output consists of a p-channel open drain FET; its' source is connected to  $V^{\dagger}$ .

The 7206B requires a 4 x 4 double contact keyboard with the common line tied to  $V^-$ . The oscillator will be on only during the time that a ROW is enabled, and the DISABLE output consists of an n-channel open drain FET with its source tied to  $V^-$ .

The 7206C uses either a 3 x 4 or 4 x 4 single contact keyboard; the oscillator will be on only during the time that a key is depressed. The DISABLE output consists of an n-channel open drain FET with its source tied to V<sup>-</sup>.

The 7206D uses a single contact 3 x 4 or 4 x 4 keyboard. The oscillator will be on only during the time that a key is depressed. DISABLE output consists of a p-channel open drain FET with its source tied to V<sup>+</sup>.



ICM7206 Oscillator

ORDERING INFORMATION

ICM7206D/D

·	
PIN CONFIGURA	TION (OUTLINE DRAWING PE)
LP1 🔲	1
LP2 🗀	2 15 OUTPUT
ROW 1	3 14 COL 1
ROW 2	4 ICM 13 COL 2
ROW 3	5 7206/A/B/C/D 12 COL 3
ROW 4 ☐	6 11 COL 4
DISABLE.	7 10 SC OUT
, ^	8 9 OSC IN
Pin 1 is designa	ated either by a dot or a notch.

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ICM7206 JPE	-40° C to +85° C	Plastic
ICM7206A JPE	-40°C to +85°C	Plastic
ICM7206B JPE	-40° C to +85° C	Plastic
ICM7206C JPE	-40°C to +85°C	Plastic
ICM7206D JPE	-40°C to +85°C	Plastic
ICM7206/D	-40°C to +85°C	DICE
ICM7206A/D	-40° C to +85° C	DICE
ICM7206B/D	-40° C to +85° C	DICE
ICM7206C/D	-40° C to +85° C	DICE

-40° C to +85° C

DICE

## ICM7206 Family

ADSOLUTE MAXIMUM	HATINGS (Note 1)
Supply Voltage (Note 2)	6.0V
Supply Current V (terminal 8)	OE A
Supply Current V (terminal 16)	40mA
Disable Output Volt, (term. 7)	Not more pos. than V <sup>+</sup> nor more neg. than -6V with respect to V <sup>+</sup>

Output Volt. (term. 15). Not more pos. than ±5V with respect to V nor more neg. than -1.0 with respect to V 

- Operating Temperature Range ..... -40°C to +85°C Storage Temperature Range .....-55°C to +125°C NOTE 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- NOTE 2. The ICM7206 family has a zener diode connected between V\* and V\* having a breakdown voltage between 6.2 and 7.0 volts. If the currents into terminals 8 and 16 are limited to 25 and 40mA maximum respectively, the supply voltage may be increased above 6 volts to zener voltage. With no such current limiting, the supply voltage must not exceed 6 volts.

## TYPICAL OPERATING CHARACTERISTICS

PARAMETER PARAMETER	SYMBOL	CONDITION	S	MIN	TYP	MAX.	UNITS
Supply Current	ļ÷	R <sub>L</sub> disconnected		201111	450		μΑ
Guaranteed Operating Supply Voltage Range (Note 3)	V <sub>OP</sub>	-40° C ≤ Ta ≤ +85° C		3.0	100	6.0	μ
		C <sub>1</sub> , C <sub>2</sub> disconnected — Lo	w Band	n an	1.15	1.45	V
Peak to Peak Output Voltage	: Vout	$R_L = 1k\Omega$ , no filtering — High Band			1.40		ı
RMS Output Voltage	] -	$R_L = 1k\Omega$ , $f_{OUT} = 697Hz$	C <sub>2</sub> Only		480	1,70	
•		1	C <sub>1</sub> to C <sub>2</sub>		480		
	1		Nofiltering		490	-	
		$R_L = 1k\Omega$ , $f_{OUT} = 1633Hz$	C <sub>1</sub>		490		mV
			C <sub>1</sub> to C <sub>2</sub>		580		
Champana III			Nofiltering		655		
Skew Between High and Low Band Output Voltages		$R_L = 1k\Omega$ , $C_1$ , $C_2$ disconne	cted		2.5	3.0	dB
Output Impedance	_		Operating	_	90	200	Ω
- Carpar Impedance	Z <sub>0</sub>	$R_L = 1k\Omega$	Quiescent		25	200	KΩ
Total Output Harmonic Distortion	THD1	Either Hi or Low Bands	-	- 25			1/17
, attai o atpat harmonic bistortion	No Low Pass Filterin				20	25	
Total Output Harmonic Distortion	THD2	$R_{L} = 1k\Omega$ , $C_{1} = .002\mu F$ for	uт = 697Hz		2.3	10	%
	11102	$C_2 = 0.02 \mu F$ for	л = 1633Hz		1.0	10	
Maximum Output Voltage Level	Vон	$R_L = 1 k\Omega$				4.6	
Minimum Output Voltage Level	Vol	R <sub>L</sub> =1kΩ		0.5		,	٧
Keyboard Input Pullup Resistors	RIN	Terminals 3,4,5,6,11,12,13,	14	35	100	150	KΩ
Keyboard Input Capacitance	ĆIN	Terminals 3,4,5,6,11,12,13,	14			5	pF
Guaranteed Oscillator Frequency Range (Note 4)	fosc	3 ≤ (V <sup>+</sup> - V <sup>-</sup> ) ≤ 6V		2.0		4.5	MHz
Guaranteed Oscillator Frequency Range	<u> </u>	4V≤(V <sup>+</sup> -V <sup>-</sup> )≤6V		2.0		7	
System Startup Time on Application of Power	ton	ICM7206, ICM7206A			10	∸╁	-
System Startup Time on Application of Power and Key Depressed Simultaneously		ICM7206B, ICM7206C, ICM	47206D			7	ms
DISABLE Output Saturation Resistance (ON STATE)	R <sub>D</sub>	See Logic Table for Input ( Current = 4mA	Conditions		330	700	Ω
DISABLE Output Leakage (OFF STATE)		See Logic Table for Input (	Conditions			10	μA
Oscillator Load Capacitance	Cosc	Measured between terminals 9 & 10, no supply voltage applied to circuit -40° C ≤ T <sub>A</sub> ≤ 85° C			7		pF
Guaranteed Output Frequency Tolerance	fo	Any output frequency Crystal tolerance ±60ppm Crystal load capacitance C	L = 30pF			±0.75	%
Oscillator Startup Time ICM7206B, C, D	t <sub>start</sub>	V+ = 3V (Note 5)				7	ms

- NOTE 3: Operation above 6 volts must employ supply current limiting. Refer to 'ABSOLUTE MAXIMUM RATINGS' and the Application Notes for further information.
- The ICM7206 family uses dynamic high frequency circuitry in the initial 23 divider resulting in low power dissipation and excellent per-NOTE 4: formance over a restricted frequency range. Thus, for reliable operation with a 6 volt supply an oscillator frequency of not less than 2MHz must be used. NOTE 5: After row input is enabled.

# ICM7206 Family

# 

#### **TRUTH TABLE**

LINE	ROWS (1) ACTIVATED	COLS (2) ACTIVATED	OUTPUT . (TERMINAL #15)	DISABLE (TERMINAL #7)	COMMENTS
1	0	0	Off	Off	Quiescent State
	1	1	frow + fcol	Qn	Dual Tone
3	1	2 or 3 (incl. col #4)	frow	On	Single Tone
4	2 or 3	1	fcoi	On	Single Tone
- 5	2 or 3	2 or 3 (excl. col #3)	D.C. Level	On	No Tone
6	1	4 or 3 (must excl. col #4)	frow, 50% Duty Cycle	frow, 50% Duty Cycle	frow Test
7	4	1	fcol, 50% Duty Cycle	fcol. 50% Duty Cycle	fcol Test
- 8	0	1 or 2 or 3 or 4	Off	Off	n/a*
9	1	0	902Hz + frow	On .	n/a*
10	2 or 3	0	902Hz	On	n/a*
11	4	0	902Hz, 50% Duty	902Hz, 50% Duty	n/a*
1.1	"	ľ	Cycle	Cycle	
12	2 or 3 or 4	4	D.C. Level	Indeterminate	Multiple Key Locko
13	1 2013014	2 or 3 or 4	D.C. Level	Indeterminate	Multiple Key Locko

\*n/a - not applicable to telephone calling.

Note 1: Rows are activated for the ICM7206/C by connecting to a negative supply voltage with respect to V<sup>+</sup> (terminal 16) at least 33% of the value of the supply voltage (V\*=V\*). For the ICM7206A rows (and columns) are activated by connecting to a positive supply voltage with respect to V" (terminal 8) at least 33% of the value of the supply voltage (V\*-V"). The rows and columns of the ICM7206B are activated by connecting to a negative supply voltage.

Columns (ICM7206) are activated by being connected to a positive supply voltage with respect to V (terminal 8) at least 33% of the value of the supply voltage (V+-V-).


#### COMMENTS

All combinations of row and column activations are given in the truth table. Lines 1 thru 7 and 12, 13 represent conditions obtainable with a matrix keyboard. Lines 8 thru 11 are given only for completeness and are not pertinent to telephone

Lines 6 and 7 show conditions for generating 50% duty cycle full amplitude signals useful for rapid testing of the row and column frequencies on automatic test equipment. In all other cases, output frequencies on terminal 15 are single or dual 4 level synthesized sine waves.

A 'DC LEVEL' on terminal 15 may be any voltage level between approximately 1.2 and 4.3 volts with respect to V (terminal 8) for a 5.5 volt supply voltage.


The impedance of the OUTPUT (terminal 15) is approximately 20K ohms in the OFF state. The 'DISABLE OUT-OUT' ON and OFF conditions are defined in the TYPICAL OPERATING CHARACTERISTICS.



# ICM7206 Family




TEST CIRCUIT (single contact keyboard devices shown)




#### TYPICAL OPERATING CHARACTERISTICS


# SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




#### OSCILLATOR FREQUENCY DEVIATION AS A FUNCTION OF SUPPLY VOLTAGE




#### TOTAL HARMONIC DISTORTION AS A FUNCTION OF LOAD RESISTANCE



#### PEAK TO PEAK OUTPUT VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE







KEY	LOW BAND FREQ. Hz	HI BAND FREQ. Hz
1	697	1209
2	697	1336
3	697	1477
4	770.	1209
5	. 770	1336
6	770	1477
7	852	1209
8	852	1336
9	852	1477
*	941	1209
0	941	1336
#	941	1477
A	697	1633
В	770	1633
С	852	1633
D	941	1633

FIGURE 1: Keyboard Frequencies




FIGURE 2

Figure 2 shows individual currents of a low band and high band frequency pair into the summing node A (see Figure 3) and the resultant voltage waveform.

DESIRED FREQUENCY Hz	ACTUAL FREQUENCY Hz	FREQUENCY DEVIATION %	DIVIDE BY N RATIO
697	699.13	+0.30	80
770	766.17	-0.50	73
852	847.43	-0.54	66
941	947.97	+0.74	59
1209	1215.88	+0.57	46
1336	1331.68	-0.32	42
1477	1471.85	-0.35	38
1633	1645.01	+0.74	34


#### **APPLICATION NOTES**

#### 1. Device Description

The ICM7206 family is manufactured with a standard metal gate C-MOS technology having proven reliability and excellent reproducability resulting in extremely high yields. The techniques used in the design have been developed over many years and are characterized by wide operating supply voltage ranges and low power dissipation.

To minimize chip size, all diffusions used to define sourcedrain regions and field regions are butted up together. This results in approximately 6.3 volt zener breakdown between the supply terminals, and between all components on chip. As a consequence, the usual C-MOS static charge problems and handling problems are not experienced with the ICM7206.

The oscillator consists of a medium size C-MOS inverter having on chip a feedback resistor and two capacitors of 14pF each, one at the oscillator input and the other at the oscillator output. The oscillator is followed by a dynamic ÷23 circuit which divides the oscillator frequency to 447,443Hz. This is applied to two programmable dividers each capable of division ratios of any integer between 1 and 128, and each counter is controlled by a ROM. The outputs from the programmable counters drive sequencers (divide by 8) which generate the eight time slots necessary to synthesize the 4-level sine wayes.






FIGURE 3: D to A Converter and Output Buffer

The control logic block recognizes signals on the row and column inputs that are only a small fraction of the supply voltage, thereby permitting the use of a simple matrix single contact per key keyboard, rather than the more usual two contacts per key type having a common line. The row and column pullup resistors are equal in value and connected to the opposite supply terminals (IGM7206/C only; for the ICM7206A all pullup resistors are connected to the V<sup>+</sup> terminal and for the ICM7206B they are tied to the V<sup>+</sup>. Therefore, connecting a row input to a column input generates a voltage on those inputs which is one half of the supply voltage.

The ICM7206 family employs a unique but extremely simple digital to analog (D to A) converter. This D to A converter produces a 4 level synthesized sine wave having an intrinsic total harmonic distortion level of approximately 20%. Figure 3 shows a single channel D to A converter. The current sources  $Q_2$  and  $Q_3$  are proportioned in the ratio of 1:1.414. During time slots 1 and 8 both  $S_1$  and  $S_2$  are off, during time slots 2 and 7 only  $S_1$  is on, during time slots 3 and 6 only  $S_2$  is on, and during time slots 4 and 5 both  $S_1$  and  $S_2$  are on. The resultant currents are summed at node A, buffered by  $Q_4$  and further buffered by  $P_3$ ,  $P_4$  and  $P_5$ . Switch

Node A is the common summing point for both the high and low band frequencies although this is not shown in Figure 3.

S<sub>3</sub> allows the output to go into a high impedance mode under

quiescent conditions.

The synthesized sine wave has negligible even harmonic distortion and very low values of third and fifth harmonic distortion thereby minimizing the filtering problems necessary to reduce the total harmonic distortion to well below the 10% level required for touch tone telephone encoding. Figure 4 shows the low pass filter characteristic of the output buffer for  $C_1 = 0.0022\mu F$  and  $C_2 = 0.022\mu F$ . A small peak of 0.4dB occurs at 1100Hz with sharp attention (12dB per octave) above 2500Hz. This type of active filter produces a sharper and more desirable knee characteristic than would two simple cascaded RC networks.




FIGURE 4: Frequency Attentuation Characteristics of the Output Buffer

## ICM7206 Family

# 

#### 2. Latchup Considerations

Most junction isolated C-MOS integrated circuits, especially those of moderate or high complexity, exhibit latchup phenomena whereby they can be triggered into an uncontrollable low impedance mode between the supply terminals. This can be due to gross forward biasing of inputs or outputs with respect to the supply terminals), high voltage supply transients, or more rarely by exceptional fast rate of rise of supply voltages.

The ICM7206 family is no exception, and precautions must be taken to limit the supply current to those values shown in the ABSOLUTE MAXIMUM RATINGS. For an example, do not use a 6 volt very low impedance supply source in an electrically extremely noisy environment unless a 500 ohm current limiting resistor is included in series with the V-terminal. For normal telephone encoding applications no problems are envisioned, even with low impedance transients of 100 volts or more, if circuitry similar to that shown in the next section is used.

#### 3. Typical Application (Telephone Handset)


A typical encoder for telephone handsets is shown in Figure 5. This encoder uses a single contact per key keyboard and provides all other switching functions electronically. The diode connected between terminals 8 and 15 prevents the

output going more than 1 volt negative with respect to the negative supply V<sup>-</sup> and the circuit operates over the supply voltage range from 3.5 volts to 15 volts on the device side of the bridge rectifier. Transients as high as 100 volts will not cause system failure, although the encoder will not operate correctly under these conditions. Correct operation will resume immediately after the transient is removed.

The output voltage of the synthesized sine wave is almost directly proportional to the supply voltage (V<sup>t</sup>-V<sup>-</sup>) and will increase with increase of supply voltage until zener breakdown occurs (approximately 6.3 volts between terminals 8 and 16) after which the output voltage remains constant.

#### 4. Portable Tone Generator

The ICM7206A/B require a two contact key keyboard with the common line connected to the positive supply (neg for ICM7206B) (terminal 16). A simple diode matrix may be used with this keyboard to provide power to the system whenever a key is depressed, thus avoiding the need for an on/off switch. In Figure 6 the tone generator is shown using a 9 volt battery. However, if instead, a 6 volt battery is used, the diode  $D_4$  is not required. It is recommended that a 470 ohm resistor still be included in series with a negative (positive) supply to prevent accidental triggering of latchup.



NOTE: If dual contact keyboard is used, common should be left floating.

# ICM7206 Family






FIGURE 6: Portable Tone Generator

#### **OPTIONS**

#### (For additional information consult the factory)

Options can be achieved using metal mask additions to provide the following.  $\,\cdot\,$ 

- The sequence or position of either the row or column terminals can be interchanged i.e., row 1 terminal 3 could become terminal 11, etc.
- Any frequency oscillator from approximately 0.5MHz to 7MHz can be chosen. Note that the accuracy of the output frequencies will depend on the exact oscillator frequency.


For instance, a 1 MHz crystal could be used with worst case output frequency error of 0.8%. Or, if high accuracy is required,  $\pm 0.25\%$ , oscillator frequencies of 5,117,376Hz or 2,558,688Hz could be selected. ROM's are used to program the dividers.

- 3) The 'DISABLE' output may be changed to an inverter or an uncommitted drain n-channel transistor.
- 4) The oscillator may be disabled until a key is depressed.

#### CHIP TOPOGRAPHY

Chip Dimensions 0.60" (1.524mm)x0.101" (2.565mm)

Chip may be die attached using conventional eutletic or epoxy procedures. Wire bonding may be either aluminum ultrasonic or gold compression.





# ICM7209 CMOS Clock Generator


#### **FEATURES**

- High frequency operation 10MHz guaranteed
- Easy to use oscillator requires only a quartz crystal and two capacitors
- . Bipolar, MOS and CMOS compatibility
- High output drive capability 5 x TTL fanout with 10ns rise and fall times
- Low power 50mW at 10MHz
- Choice of two output frequencies osc., and osc. ÷8 frequencies
- · Disable control for both outputs
- Wide industrial temperature range −20°C to +85°C
- All inputs fully protected circuits may be handled without any special precautions


#### GENERAL DESCRIPTION

The Intersil ICM7209 is a versatile GMOS clock generator capable of driving a number of 5 volt systems with a variety of input requirements. When used to drive up to 5 TTL gates, the typical rise and fall times are 10ns.


The ICM7209 consists of an oscillator, a buffered output equal to the oscillator frequency and a second buffered output having an output frequency one-eighth that of the oscillator. The guaranteed maximum oscillator frequency is 10MHz. Connecting the DISABLE terminal to the negative supply forces the ÷8 output into the '0' state and the output 1 into the '1' state.




#### SUPPLY CURRENT AS A FUNCTION OF OSCILLATOR FREQUENCY



# TYPICAL OUT 1 RISE AND FALL TIMES



#### SUPPLY VOLTAGE RANGE FOR CORRECT OPERATION OF ÷8 COUNTER AS A FUNCTION OF OSCILLATOR FREQUENCY



Rise and fall times of OUT ÷8 are similar to those of OUT 1.

#### **APPLICATION NOTES**

#### OSCILLATOR CONSIDERATIONS

The oscillator consists of a C-MOS inverter with a non-linear resistor connected between the oscillator input and output to provide D.C. biasing. Using commercially obtainable quartz crystals the oscillator will operate from low frequencies (10KHz) to 10MHz.

The oscillator circuit consumes about  $500\mu A$  of current using a 10MHz crystal with a 5 volt supply, and is designed to operate with a high impedance tank circuit. It is therefore necessary that the quartz crystal be specified with a load capacitance (C<sub>L</sub>) of 10pF instead of the standard 30pF. To maximize the stability of the oscillator as a function of supply voltage and temperature, the motional capacitance of the crystal should be low (5mpF or less). Using a fixed input capacitor of 18pF and a variable capacitor of nominal value of 18pF on the output will result in oscillator stabilities of typically 1ppm per volt change in supply voltage.

#### THE +8 OUTPUT

A dynamic divider is used to divide the oscillator frequency by 8. Dynamic dividers use small nodal capacitances to store

dividers). The dynamic divider has advantages in high speed operation and low power but suffers from limited low frequency operation. This results in a window of operation for any oscillator frequency (see graph under TYPICAL OPERATING CHARACTERISTICS).

#### **OUTPUT DRIVERS**

The output drivers consist of C-MOS inverters having active pullups and pulldowns. Thus the outputs can be used to directly drive TTL gates, other C-MOS gates operating with a 5 volt supply, or TTL compatible MOS gates.

The guaranteed fanout is 5 TTL loads although typical fanout capability is at least 10 TTL loads with slightly increased output rise and fall times.

# COMMENTS ON THE DEVICE POWER CONSUMPTION

At low frequencies the principal component of the power consumption is the oscillator. At high oscillator frequencies the major portion of the power is consumed by the output drivers, thus by disabling the outputs (activating the DISABLE INPUT) the device power consumption can be

# ICM7213 One Second/One Minute Precision Clock and Reference Generator


#### **FEATURES**

- Guaranteed 2 volts operation
- Very low current consumption: Typ. 100µA @ 3V
- All outputs TTL compatible
- On chip oscillator feedback resistor
- Oscillator requires only 3 external components: fixed capacitor, trim capacitor, and a quartz crystal
- Output inhibit function
- 4 simultaneous outputs: one pulse/sec, one pulse/ min, 16Hz and composite 1024 + 16 + 2Hz outputs
- Test speed-up provides other frequency outputs
- Input static protection no special handling required

#### GENERAL DESCRIPTION

The ICM7213 is a fully integrated micropower oscillator and frequency divider with four buffered outputs suitable for interfacing with most logic families. The power supply may be either a two battery stack (Ni-cad, alkaline, etc.) or a regular power supply greater than 2 volts. Depending upon the state of the WIDTH, INHIBIT, and TEST inputs, using a 4.194304 MHz crystal will produce a variety of output frequencies including 2048 Hz, 1024 Hz, 34.133 Hz, 16 Hz, 1 Hz, and 1/60 Hz (plus composites).

The ICM7213 utilizes a very high speed low power metal gate C-MOS technology which uses 6.4 volt zeners between the drains and sources of each transistor and also across the supply terminals. Consequently, the ICM7213 is limited to a 6 volt maximum supply voltage, although a simple dropping network can be used to extend the supply voltage range well above 6 volts (see Figure 2).



# 7

## ABSOLUTE MAXIMUM RATINGS

	1
--	---

Supply Voltage	6,0V
Output Current (Any output)	
All Input and Oscillator Voltages (Note 1)	Equal to but not greater
	than the supply voltage
All Output Voltages (Note 1)	$0 \le V_0 \le +6$
Operating Temperature Range	20°C to +85°C
Storage Temperature Range	40°C to +125°C
Power Dissipation (Note 2)	200mW
Lead Temperature (Soldering 10 sec.)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE 1: The ICM7213 like most C-MOS devices, may enter a destructive latchup mode if an input or output voltage is applied in excess of those defined and there is no supply current limiting.

NOTE 2: Derate linearly power rating of 200mW at 25°C to 50mW at 70°C.

#### **OPERATING CHARACTERISTICS**


TEST CONDITIONS: V+ = 3.0V, fosc = 4.194304 MHz, Test Circuit, TA = 25°C unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	l+			100	140	μA
Guaranteed Operating Supply Voltage Range	Vop	-20°C < TA < 85°C	2		4	٧
Output Leakage Current	louk	Any output, Vout = 6 Volts			10	μΑ
Output Sat. Resistance	Rout	Any output, IOLK = 2.5mA		120	200	Ω
Inhibit Input Current.	l <sub>1</sub>	Inhibit terminal connected to V+		10	40	-
Test Point Input Current	Iτρ	Test point terminal connected to V+		10	40	μÀ
Width Input Current	lw	Width terminal connected to V*		10	40	-
Oscillator gm	9m	V+ = 2V	100			umho
Oscillator Frequency Range (Note 3)	fosc		1		10	MHz
Oscillator Stability	fstab	2V < V+ < 4V		1.0		ppm
Oscillator Start Time	ts	V+ = 3.0 volts		0.1		800
		V+ = 2.0 volts		0.2		sec


NOTE 3: The ICM7213 uses dynamic dividers for high frequency division. As with any dynamic system, information is stored on very small nodal capacitances instead of latches (static system), therefore there is a lower frequency of operation. Dynamic dividers are used to improve the high frequency performance while at the same time significantly decreasing power consumption. At low supply voltages, operation at less than 1MHz is possible. See application notes.

# 


# SUPPLY CURRENT AS A FUNCTION OF TEMPERATURE




# SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




# OUTPUT CURRENT AS A FUNCTION OF OUTPUT SATURATION VOLTAGE




OSCILLATOR STABILITY
AS A FUNCTION
OF DEVICE TEMPERATURE



# OSCILLATOR STABILITY AS A FUNCTION OF SUPPLY VOLTAGE



**TEST CIRCUIT** 



#### **OUTPUT DEFINITIONS**




TABLE I.


	INPUT STATES* PIN 12 PIN 13		PIN 13	PIN 2	PIN 14	
TEST	INHIBIT	WIDTH	OUT 1	OUT 2	OUT 3	OUT 4
L.	L	L	16Hz	1024 + 16 + 2Hz	1Hz, 7.8mS	1/60Hz, 1 Sec.
		L	÷218	(÷212÷218÷221) composite	+222	÷ (2 <sup>24</sup> x 3 x 5)
Ł	L	. Н	16Hz	1024 + 16 + 2Hz	1Hz, 7.8mS	1/60Hz, 125ms
			÷216	(÷212÷218+221) composite	÷ 222	
L	H	L	16Hz	1024 + 16Hz	OFF	OFF
			÷218	(÷212÷218) composite	'	
L.	H	Н	, 16Hz	1024 + 16Hz	OFF	SEE
			÷218	(÷212÷218) composite	-	WAVEFORMS
Н	L	L	ON	4096 + 1024Hz	2048Hz	34.133Hz, 50% D.C.
				(÷210÷212) composite	÷211	÷(213 x 5 x 3)
Н	L	Н	ON	4096 + 1024Hz	2048Hz	34.133Hz, 50% D.C.
				(÷210÷212) composite	÷211	÷(213 x 5 x 3)
н	н	L	ON	1024Hz	ON .	OFF
	L			÷212		
Н	Н	Н	ON	1024Hz	ON	OFF
		[		÷212		

NOTE: When TEST and RESET are connected to ground, or left open, all outputs except for OUT 3 and OUT 4 have a 50% duty cycle.

#### **OUTPUT WAVEFORMS**



#### EFFECT OF INHIBIT INPUT TEST connected to ground or left open.



All time scales are arbitrary, and in the case of OUT 3 only the

shown. Where time intervals are relevant they are clearly

#### **APPLICATIONS**

#### 1. Supply Voltage Considerations

The ICM7213 may be used to provide various precision outputs with frequencies from 2048Hz to 1/60Hz using a 4,194,304Hz quartz oscillator, and other output frequencies may be obtained using other quartz crystal frequencies. Since the ICM7213 uses dynamic high frequency dividers for the initial frequency division there are limitations on the supply voltage range depending on the oscillator frequency. If, for example, a low frequency quartz crystal is selected, the supply voltage should be selected in the center of the operating window, or approximately 1.7 volts.





FIGURE 1: Window of Correct Operation

The supply voltage to the ICM7213 may be derived from a high voltage supply by using a simple resistor divider (if power is of no concern), by using a series resistor for minimum current consumption, or by means of a regulator.






FIGURE 2: Biasing Schemes with High Voltage Supplies

#### 2. Logic Family Compatability

Pull up resistors will generally be required to interface with other logic families. These resistors must be connected between the various outputs and the positive power supply.

#### 3. Oscillator Considerations

The oscillator consists of a C-MOS inverter and a feed-back resistor whose value is dependent on the voltage at the oscillator input and output terminals and the supply voltage. Oscillator stabilities of approximately 0.1ppm per 0.1 volt variation are achievable with a nominal supply voltage of 5 volts and a single voltage dropping resistor. The crystal specifications are shown in the TEST CIRCUIT.

It is recommended that the crystal load capacitance (CL) be no greater than 22pF for a crystal having a series resistance equal to or less than 75 ohms, otherwise the output amplitude of the oscillator may be too low to drive the divider reliably.

If a very high quality oscillator is desired, it is recommended that a quartz crystal be used having a tight tuning tolerance ±10ppm, a low series resistance (less than 25 ohms), a low motional capacitance of 5mpF and a load capacitance of 20pF. The fixed capacitor C<sub>IN</sub> should be 30pF and the oscillator tuning capacitor should range between approximately 16 and 60pF.


Use of a high quality crystal will result in typical stabilities of 0.05ppm per 0.1 volt change of supply voltage.

#### 4. Control Inputs

The TEST input inhibits the 218 output and applies the 29 output to the 221 divider, thereby permitting a speedup of the testing of the ÷60 section by a factor of 2048 times. This also results in alternative output frequencies (see table).

The WIDTH input may be used to change the pulse width of OUT 4 from 125ms to 1 sec, or to change the state of OUT 4 from ON to OFF during INHIBIT.

#### CHIP TOPOGRAPHY






# ICM7215 6-Digit 4-Function LED Stopwatch Circuit

#### **FEATURES**

- Four functions: start/stop/reset, split, taylor, time out
- Six digit display: ranges up to 59 minutes 59.99 seconds
- High LED drive current: 13mA peak per segment at 16.7% duty cycle with 4.0 volt supply
- Requires only three low cost SPST switches without loss of accuracy: start/stop, reset, display unlock
- Chip enable pin turns off both segment and digit outputs; can be used for multiple circuits driving one display
- · Low battery indicator
- . Digit blanking on seconds and minutes
- . Wide operating range: 2.0 to 5.0 volts
- 1KHz multiplex rate prevents flickering display
- Can be used easily in four different single function stopwatches or two two-function stopwatches: start/stop/reset with time-out, split with taylor. The component count for a three- or four-function stopwatch will be slightly greater.
- Retrofit to ICM7205 for split and/or taylor applications

#### **GENERAL DESCRIPTION**

The ICM7215 is a fully integrated six digit LED stopwatch circuit fabricated with Intersil's low threshold metal gate CMOS process. The circuit interfaces directly with a six digit/seven segment common cathode LED display. The low battery indicator can be connected to the decimal point anode or to a separate LED. The only components required for a complete stopwatch are the display, three SPST switches, a 3.2768MHz crystal, a trimming capacitor, three AA batteries and an on-off switch. For a two function stopwatch, or to add a display off feature, one additional slide switch is required. The circuit divides the oscillator frequency by 215 to obtain 100Hz, which is fed to the fractional seconds, seconds and minutes counters, while an intermediate frequency is used to obtain the 1/6 duty cycle 1.07KHz multiplex waveforms. The blanking logic provides leading zero blanking for seconds and minutes independently of the clock. The ICM7215 is packaged in a 24-lead plastic DIP.



# 

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage 5.5 V
Power Dissipation (Note 1)
Operating Temperature20°C to +70°C
Storage Temperature55°C to +125°C
Input and Output Voltage equal to but never exceeding the supply voltage
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### **OPERATING CHARACTERISTICS:**

TEST CONDITIONS: TA = +25°C, stopwatch circuit, V+ = 4.0V unless otherwise specified.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage	ν+	-20° C ≤ T <sub>A</sub> ≤ +70° C	2,0		5.0	٧	
Supply Current	j+	Display off		0.6	1.5		
Segment Current	ISEG	5 segments lit				mA	
Peak	, .	1.8 Volts across display	9.0	13.2		1117	
Average				2.2			
Switch Actuation Current	Isw	All inputs except chip enable		20	50		
Switch Actuation Current	1544	Chip enable		50	200	A	
Digit Leakage Current	lork	V <sub>DIG</sub> = 2.0V			50 .	μΑ	
Segment Leakage Current	ISLK	V <sub>SEG</sub> = 2.0V			100	-	
Low Battery Indicator							
Trigger Voltage	VLBI	·	2.2		2.8	٧	
LBI Output Current	ILBI	V+ = 2.0V, V <sub>LBI</sub> = 1.6V		2.0		mΑ	
Oscillator Stability	fstab	$V^+ = 2.0V$ to $V^+ = 5.0V$		6	`	PPM	
Oscillator Transconductance	g <sub>m</sub>	V+ = 2.0V	120			μmho	
Oscillator Input Capacitance	Cosci		24	30	36	pF	

NOTE 1: The output devices on the ICM7215 have very low impedance characteristics, especially the digit cathode drivers. If these devices are shorted to a low impedance power supply, the current could be as high as 300mA. This will not damage the device momentarily, but if the short circuit condition is not removed immediately probable device failure will occur.


#### STOPWATCH CIRCUIT




# 

#### TYPICAL PERFORMANCE CHARACTERISTICS


#### SUPPLY CURRENT VS VOLTAGE




#### SEGMENT CURRENT VS SUPPLY VOLTAGE



#### OSC. STABILITY VS SUPPLY VOLTAGE



# LOW BATTERY INDICATOR (LBI) TRIGGER VOLTAGE VS TEMPERATURE




#### **FUNCTIONAL OPERATION**

Turning on the stopwatch will bring up the reset state with the fractional seconds displaying 00 and the other digits blanked. This display always indicates that the stopwatch is ready to go.

The display can be turned off in any mode by connecting the chip enable input to V<sup>+</sup>.

#### START/STOP/RESET MODE


When the mode input is floating and the display input is floating or connected to V+ the circuit is in the start/stop/reset mode.



The start/stop/reset mode can be used for single event timing in a one-button stopwatch; an additional switch can be used to provide an instant reset. To time another event, the display must be reset before the start of the event. one minute. The range of the stopwatch is 59 minutes 59.99 seconds, and if an event exceeds one hour, the number of hours must be remembered by the user. Leading zeroes are not blanked after one hour.

#### TIME SETTING






NOTE: When the HRS/MIN Advance input is activated there will be a pause of less than one second before the counters start advancing at a 2 Hz rate.

#### TIME SETTING

To set the time, the RUN/SET switch is placed in the Time Set position, and the HRS/MIN advance input is used to advance the hours or minutes. The seconds are reset to zero and counting is stopped whenever the minutes are set. The clock will start when the RUN/SET switch is put back into the RUN position, and while in the RUN position, inputs from the HRS/MIN advance switch are disabled to prevent accidental setting.

#### ALARM OPERATION



The alarm comparator provides a 24 hour alarm in both 12 and 24 hour modes. When the time of day and alarm times are equal, the alarm outputs are enabled, providing that the ALARM OFF input is at V7. If the ALARM OFF input is at V7, the alarm outputs will not be enabled. The alarm outputs provide a push-pull, or bridge, configuration for direct drive of a piezoelectric transducer, and if increased drive (loudness) is desired, a coil and external NPN transistor may be used. The external transistor should be driven by the ALARM 1 output. The coil DC resistance should be  $100\Omega$  or greater, to limit the peak current to less than 13~mA.

The alarm signal is a complex waveform that generates the Intersil Cricket sound. The alarm output will automatically stop after one minute unless either the ALARM OFF or the SNOOZE input is used. The alarm transducer should be selected to provide maximum output (loudness) at 4 kHz, that is, it should be resonant at 4 kHz.

#### SNOOZE OPERATION


A momentary closure of the SNOOZE switch to V<sup>+</sup> will silence the alarm and start, the snooze timer. The Snooze input must be activated during the one minute the alarm is counding in order to start a start of the slarm is counding in order to start a start of the slarm is counding in order to start of the slarm is counding in order to start of the slarm is counding in order to start of the slarm is counding in order to start of the slarm is counding in order to start of the slarm is counded.

After 8 minutes the alarm will again sound, and will continue for 2 minutes and stop unless ALARM OFF is used or another Snooze cycle is activated. The Snooze may be repeated as many times as desired.

NOTE: In die form, all the SNOOZE input pads are available, allowing the manufacturer or user to select snooze times from 2 to 14 minutes in 2 minute steps. These pads are identified as SN1, SN2 and SN3. See the following table for the selection of Snooze times:

INPU	CODE (	1 = V+)	SNOOZE
SN3	SN2	SN1	TIME
0	0	0	None
0	0	1	2 minutes
0	1	0	4 minutes
0	1	1	6 minutes
. 1	0	0	8 minutes
1	0	1	10 minutes
1 '	1	0	12 minutes
1	1	1	14 minutes


#### ALARM SETTING



The alarm time is set by switching to Alarm Set, then using the HRS/MIN ADVANCE input to set hours and minutes. The alarm time is displayed only when the

#### TIME OUT MODE

When the mode input is floating and the display input is tied to V-, the stopwatch is in the time-out mode.



In the time-out mode the clock and display alternately start and stop with activations of the start/stop switch. Reset can


be used at any time. The display unlock button is bypassed in this mode.

#### APPLICATION NOTES LOW BATTERY INDICATOR

The on-chip low battery indicator is intended for use with a small LED or the decimal points on a standard LED display. The output is the drain of a p-channel transistor two-thirds the size of the segment drivers, and designed to provide a trigger voltage of approximately 2.5 volts at room temperature. Normal AA type batteries will provide many hours of accurate timekeeping after the indicator comes on, however the wide voltage spread between the LBI voltage and minimum operating voltage is required to guarantee low battery indication under worst case conditions.

#### CHIP ENABLE

The chip enable input is used to disable both segment and digit drivers without affecting any of the functions of the device. When the chip enable input is floating or connected to V-, the display is enabled, and when the tied to V+ the display is turned off. One example of the many possible uses of this feature is driving one display from two ICM7215 devices, one in the split mode and the other in the taylor mode. The circuit below indicates how the user can obtain lap and cumulative readings of the same event.



#### SWITCH CHARACTERISTICS

throughout. On the display unlock and reset inputs the characteristics of the switches are unimportant, since the circuit responds to a logic level held for any length of time however short. Switch bounce on these inputs does not need to be specified. The start/stop input, however, responds to an edge and so requires a switch with less than 15ms of switch bounce. The bounce protection circuitry has been specifically designed to let the circuit respond to the first edge of the signal, so as to preserve the full accuracy of the system.

The ICM7215 is designed for use with SPST switches

#### LATCHUP CONSIDERATIONS


Due to the inherent structure of junction isolated CMOS devices, the circuit can be put in a latchup mode if large currents are injected into device inputs or outputs. For this reason special care should be taken in a system with multiple power supplies to prevent voltages being applied to inputs and/or outputs before power is applied to the 7215. If only inputs are affected, latchup can also be prevented by limiting the current into the input terminal to less than 1mA.

#### ICM7223

DISPLAY

**BINDERSIL** 

MOTOROLA MLC405 BECKMAN 737-01 LADCOR LAD-001 HAMLIN 3411 TIMEX T1001 COCKROFT CII202



#### **DISPLAY FONT**


NUMBERS



· COCKROFT CII201



CHIP TOPOGRAPHY



CHIP DIMENSIONS: 116 x 147 mils (2.95 x 3.73 mm)



# 4-Digit LCD Clock Circuit with Snooze Alarm

#### **FEATURES**

- 3-1/2 or 4 digit display with AM/PM and alarm flags
- 12/24 hour user selectable formats
- Direct alarm drive @ 3V p-p, with complex (cricket) alarm tone
- 8 minute snooze (Dice programmable from 2 to 14 minutes in two minute increments)
- . Single battery operation (1.5V)
- Low current 6 μA maximum
- On-chip fixed oscillator input capacitor
- 32 kHz oscillator requires only quartz crystal and trimming capacitor
- · Voltage tripler for large displays

#### ORDERING INFORMATION


PART NUMBER	TEMPERATURE RANGE	PACKAGE	
ICM7223IPL	-20°C to +70°C	40 Pin Plastic DIP	
ICM7223D/D	-20°C to +70°C	DICE	

#### **GENERAL DESCRIPTION**

The ICM7223 is a fully integrated 4-digit LCD clock circuit with 24 hour alarm and 8 minute shooze timer. For high accuracy and low power consumption a 32.768 KHz quartz watch crystal is used as the time base, and the number of external components has been reduced to a minimum.

The time keeping and alarm time counters are split during setting, allowing hours and minutes to be set independently, each at a 2 Hz rate. A time hold mode is entered when setting minutes; seconds are automatically reset to zero. The clock starts when the RUN mode is entered, thereby permitting synchronization of the clock to the nearest second. Seconds are not displayed.


The ICM7223 is fabricated using Intersil's low threshold metal gate CMOS process for minimum cost and long battery life.




#### TYPICAL PERFORMANCE CHARACTERISTICS

# 


#### SUPPLY CURRENT VS. SUPPLY VOLTAGE




#### OSCILLATOR STABILITY VS. SUPPLY VOLTAGE



# VOLTAGE MULTIPLIER OUTPUT VOLTAGE VS. OUTPUT CURRENT



# ALARM DRIVER OUTPUT CURRENT VS. OUTPUT VOLTAGE



#### NORMAL CLOCK OPERATION



In normal operation, hours and minutes are displayed with the colon flashing at a 1 Hz rate. An AM and a PM indicator flag is provided in the 12 hour mode, while in the 24 hour mode, the pads used for the AM/PM flags are utilized to drive the segments which produce the numeral "2" in the tens of hours digit. The alarm flag will be on if the alarm is enabled, and off if the alarm is not enabled: (Alarm Off input at V<sup>+</sup>).

# PRESS SNOOZE ALARM DISABLED ONCE SUITON ONCE SUITON ONCE ALARM DISABLED OFF DISABLED

NOTE: IF ALARM OFF IS LEFT AT V\* THE ALARM WILL NOT SOUND 24 HOURS LATER.

#### **APPLICATION NOTES**

#### ALARM DRIVE

The ICM7223 alarm output transistors are capable of directly driving a piezoelectric ceramic transducer at 3 volts peak-to-peak. Any transducer that does not require more than 1 mA of peak current may also be used. The transducer should generate maximum output at 4 kHz. If a louder sound is desired, buffering (using an NPN transistor and 5 mho coil) or sound enhancement techniques such as a resonant cavity or diaphragm will be required. See Application Bulletin A031 for details.

#### **TEST MODE**

entered by pulling the ALARM OFF/TEST Input to -7 volts referenced to V<sub>1</sub>. In this state the HRS/MIN ADVANCE input will advance the appropriate counters at the rate that the input is toggled. The colon will appear to stop flashing as it is changing state more rapidly than the display can respond. In the run mode the minutes will change at a 4.27 Hz rate, as the clock has been speeded up by a factor of 256 Hz. The backplane frequency will be 512 Hz. The voltage tripler drive frequencies remain the same as in normal modes.

The high speed test mode for automatic testing is

#### ALARM AND DISPLAY TEST

If the ALARM OFF and SNOOZE buttons are pushed simultaneously, all segments of the display will be turned on and the alarm will sound, while none of the time counter contents are disturbed.

#### **VOLTAGE MULTIPLIER**

The ICM7223 voltage multiplier may be utilized only in a tripler configuration; only four pins, and three external capacitors are required. The connection of the capacitors differs from that used in standard watch circuit type voltage multiplers, therefore close attention should be paid to substrate design to ensure the proper connection of the capacitors.

#### **OSCILLATOR**

The oscillator of the ICM7223 is designed for low

volt supply. The oscillator is of the inverter type with a nonlinear feedback resistor included on chip, which has a maximum resistance under startup conditions. The nominal load capacitance of the crystal should be less than 15 pF, typically 12 pF. In specifying the crystal, the motional capacitance, series resistance and tuning tolerance have to be compatible with the characteristics of the circuit to insure startup and operation over a wide voltage range under worst case conditions.

The following expressions can be used to arrive at a crystal specification:

Tuning range

$$\frac{2f}{f} = \frac{C_{IM}}{2 \left(C_{O} + C_{L}\right)} \; ; \; C_{L} = \frac{C_{IN} \; C_{OUT}}{C_{IN} + C_{OUT}} \;$$

gm required for startup

$$g_{\text{m}} = 4\pi^2 f^2 \text{ C}_{\text{IN}} \text{ C}_{\text{OUT}} \text{ Rs} \left(1 + \frac{C_{\text{O}}}{C_{\text{L}}}\right)^2$$

where

Rs = Series Resistance of Crystal

f = Frequency of the Crystal
Δf = Frequency Shift from Series Resonance

Frequency
Co = Static Canacitance of Crystal

Co = Static Capacitance of Crystal
ClN = Input Capacitance

Cour = Output Capacitance

C<sub>L</sub> = Load Capacitance of Crystal

C<sub>m</sub> = Motional Capacitance of Crystal

The  $g_m$  required for startup calculated should not exceed 50% of the  $g_m$  guaranteed for the device.

#### POWER UP RESET

An on chip circuit is provided that will reset all counters and flip-flops to a known state when power is first applied. The alarm and timekeeping counters will be reset to 1:00 am in the 12 hr. mode and 0:00 in the 24 hr. mode. This function is not tested during automatic testing as it does not affect normal circuit operation.

# ICM7223A 3-1/2 Digit

# LCD Battery Operated Clock Circuit With Snooze and Sleep Timers

#### **FEATURES**

- · Single 9V transistor battery operation
- 3-1/2 digit display with AM/PM, SLEEP and ALARM flags
- Direct alarm drive with complex (cricket) alarm tone
- Programmable snooze
- Programmable sleep timer with RADIO ENABLE OUTPUT
- Wide operating voltage range 4 to 15 volts
- Low current 15μA @ 9V
- . On-chip fixed oscillator input capacitor
- Uses standard 32.768 KHz crystal
- Low battery indicator (display flashes at 1 Hz)
- . Display and alarm test

#### ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ICM7223AIPL	-20° C to +85° C	40 Pin Plastic DIP
ICM7223A/D	-20° C to +85° C	DICE

#### GENERAL DESCRIPTION


The ICM7223A is a fully integrated 3-1/2 digit LCD clock circuit with 24 hour alarm, and sleep and snooze

timers. For high accuracy and low power consumption a 32.768 kHz quartz watch crystal is used as the time base, while the number of external components has been reduced to a minimum. This circuit is intended for use in 9V clock-radio systems where both the clock and the radio operate from the same battery.

The time keeping and alarm time counters are split during setting, allowing hours and minutes to be set independently, each at a 2 Hz rate. A 'time hold' mode is entered when setting minutes; seconds are automatically reset to zero. The clock starts when the RUN mode is entered; this permits synchronization of the clock to the nearest second. Seconds are not displayed.

The alarm employs a snooze timer that may be programmed from 2 to 14 minutes in two minute increments; the sleep timer may be set from 8 to 56 minutes in 8 minute increments. The alarm outputs consist of a complex (cricket) alarm tone to directly drive a speaker of piezoelectric transducer, and a radio enable output which allows control of a clock radio. Low battery voltage is indicated by the display flashing at a 1 Hz rate whenever the battery voltage falls below about 5.6V.

The ICM7223A is fabricated using Intersil's low threshold metal gate CMOS process for minimum cost and long battery life. Current drain at 9 volts is typically  $15\mu A$  with a maximum of  $25\mu A$ .



#### PIN CONFIGURATION (outline dwg PL)

B1 + C1 🗖	$\overline{}$	40	Ьрм
F2 [	9		I AM
G2 T	i		ALARM FLAG
_			
E2 🗆	4	37	□ BP
D2 📮	5	36	HRS/MINS ADV
C2 🗖	6	35	RUN/SET
. B2 🗆	7	34	□ V <sub>REG</sub>
AZ 🗆	8 .	33	OSC IN
COLON	9	32	OSC OUT
F3 🗆	10 ICM7223A	31	□ V <sup>+</sup> (GND)
G3 🗖	11	30	ĮΨ.
E3 🗀	12	29	RADIO ENABLE
A3+D3 🗆	13	28	ALOUT
C3 [	14	27	AL OFF/TEST
B3 [	15	26	SNOOZE 3
F4 🗆	16	25	SNOOZE 2
G4 🗆	17	24	SNOOZE 1
E4 🗆	18	23	SLEEP FLAG
D4 🗀	19	22	⊒ A4
C4 🛚	20	21	_ 84
	<u> </u>	_	

NOTE: CONSULT FACTORY IF 24 HOUR TIME DISPLAY IS DESIRED.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature55°C to +125°C
Operating Temperature20°C to +85°C
Power Dissipation <sup>[1]</sup> 500 mW
Supply Voltage 18V
Input Voltage
(OSC IN, SN <sub>1</sub> , SN <sub>2</sub> , SN <sub>3</sub> ) $-2V \le V_{IN} \le V^{+} + 0.3V$
(RUN/SET, HRS/MIN ADV,
AL OFF/TEST) $V^{-} = 0.3V \le V_{IN} \le V^{+} + 0.3V$
Output Voltage
(OSC OUT)2V ≤ V <sub>OUT</sub> ≤ V <sup>+</sup>
(AL OUT, RADIO ENABLE,
All Segment Drivers) V <sup>-</sup> ≤ VOLT ≤ V <sup>+</sup>

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING CHARACTERISTICS**


All testing at 25 °C; All numbers stated in absolute value; V+ = 9V unless otherwise specified.

PARAMETER				LIMITS			
	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX,	UNIT	
Supply Voltage Range Timekeeping Accurate	۷+	4	4		18	٧	
Supply Current	1+	V+ = 9V	<u> </u>	15	25	μА	
Oscillator Input Current(3)	losci	'OSC IN' Connected to V+ 'OSC OUT' Open Circuit		0.2		μΑ	
Oscillator Input Capacitance	CIN		20	25	30	pF	
Oscillator Transconductance	9m		10	15		μmho	
Oscillator Stability	fSTAB	5V ≤ VSUPPLY ≤, 15V		0.7	1.0	ppm	
Alarm Saturation Resistance	B	P-ch at 10mA	<u> </u>	220	300	Ω	
	R <sub>AL(on)</sub>	N-ch at 10 mA		100	150	Ω	
Segment Drive Current	SEG	V <sub>SAT</sub> = 0.2V (Both Directions)	5			μА	
Backplane Drive Current	IBP	V <sub>SAT</sub> = 0.1V (Both Directions)	20			μΑ	
Switch Actuation Current	low	V <sub>SW</sub> = V <sup>+</sup>		10	30	μA	
	Isw	V <sub>SW</sub> = V <sup>2</sup>	-	10	30	дА	


NOTES: 1. This value of power dissipation is that of the package and will not be obtained under normal operating conditions.

#### TYPICAL CLOCK RADIO APPLICATION







#### SUPPLY CURRENT vs. SUPPLY VOLTAGE




#### VOLTAGE REGULATOR OUTPUT vs. SUPPLY VOLTAGE



#### OSCILLATOR STABILITY VS. SUPPLY VOLTAGE



# ALARM DRIVER OUTPUT CURRENT VS. OUTPUT VOLTAGE



#### ICM7223A


#### NORMAL CLOCK OPERATION

In normal operation hours and minutes are displayed with the colon flashing at a 1 Hz rate. AM and PM indicators are provided. The alarm flag will be on if the ALARM OFF input is at  $V^-$ , and off with the ALARM OFF input at  $V^+$ . Time is displayed in a 12 hour format with AM/PM annunciators.




#### TIME SETTING

To set the time, the RUN/SET switch is placed in the Time Set position, and the HRS/MIN advance input is used to advance the hours or minutes. The seconds are reset to zero and counting is stopped whenever the minutes are set. The clock will start when the RUN/SET switch is put back into the RUN position, and while in the RUN position, inputs from the HRS/MIN advance switch are disabled to prevent accidental setting.




NOTE: When the HRS/MIN Advance input is activated there will be a pause of less than one second before the counters start advancing at a 2 Hz rate.

#### ALARM OPERATION



The alarm comparator provides a 24 hour alarm by taking into account AM and PM. When the time of day and alarm times agree, and the ALARM OFF input is floating, the ALARM and RADIO ENABLE outputs are activated; the alarm sounds and the RADIO ENABLE line goes to V<sup>+</sup>. Momentarily tying the ALARM OFF input to V<sup>+</sup> will silence both the alarm and the radio. The alarm will automatically shut off after one minute if ALARM OFF is not used; the RADIO ENABLE will stay HIGH until either the ALARM OFF or SNOOZE inputs are used. The SNOOZE input must be applied within one minute in order to begin a snooze, cycle.

#### ALARM SETTING




The alarm time is set by switching to Alarm Set, then using the HRS/MIN ADVANCE input to set hours and minutes. The alarm time is displayed only when the RUN/SET switch is in the Alarm Set position.

#### SNOOZE OPERATION

To begin a snooze cycle, the SNOOZE input must be momentarily shorted to V<sup>†</sup> during the one minute that the alarm is sounding or the RADIO ENABLE line is high. When this is done the alarm will be silenced and the snooze timer started; the alarm will sound again after the selected snooze time. Unless the ALARM OFF input is used, the alarm will automatically shut off after two

#### SNOOZE OPERATION



NOTE: IF ALARM OFF IS LEFT AT V<sup>+</sup> THE ALARM WILL NOT SOUND 24 HOURS LATER,


## ICM7223A

minutes. The RADIO ENABLE will remain on until the ALARM OFF-line is activated, however, a second snooze cycle can be initiated with the SNQOZE switch. This can only be done if the SNOOZE is activated while the alarm is sounding.

The snooze times are programmable in 7 steps from 2 to 14 minutes. Programming is accomplished with binary coding on the three SNOOZE inputs, as shown in the following table:

INPUT CODE (1 = V')			SNOOZE	SLEEP	
SN3	SN2	SN1	TIME	TIME	
0	0	0	None	None	
0	0	1	2 minutes	8 minutes	
0	1	0	4 minutes	16 minutes	
0	1	1	6 minutes	24 minutes	
1	0	0	8 minutes	32 minutes	
1	0	1	10 minutes	40 minutes	
1	1 1	. 0	12 minutes	48 minutes	
1.	1	1	14 minutes	56 minutes	


#### SLEEP TIMER OPERATION



The sleep timer may be activated at any time except during a snooze cycle or when the alarm is sounding. The sleep timer is started by setting the RUN/SET switch in the SET position and momentarily activating the SNOOZE switch. Sleep times are programmed with the snooze inputs; see table on previous page.

Another method for sleep timer activation is to use a single DPST pushbutton switch, with one pole connected to the RUN/SET switch and the other to the common side of the SNOOZE programming switch. The other side of the switches is tied to V<sup>+</sup>. (See typical application, page 3). This method allows the use of a "dedicated" sleep button, which may be recessed to prevent accidental activation.

When the sleep timer is activated the RADIO ENABLE output is set high to turn on a radio and the sleep flag appears on the display. At the end of the programmed sleep time the RADIO ENABLE output is returned to V and the sleep flag disappears.



#### LOW BATTERY INDICATION

The ICM7223A is provided with a completely integrated low battery indicator. When the supply voltage drops below about 5.6V the display will begin flashing at a 1 Hz rate. Actual trigger points vary from chip to chip, but will usually be in the range of 5.2V to 6V. Time keeping will not be affected.

#### CHIP RESET

Power up reset is not provided on the 7223A, as interaction between the V+ and V— inputs and the voltage regulator in noisy environments could cause spurious resetting. Resetting the circuit to a known state, 1:00 AM, can be accomplished by momentarily connecting the ALARM OUT output to V+; this can be done with a NO SPST switch. This same method may be employed to clear the 7223A in the event that it powers up in an illegal state. The switch should be made accessible to the user for use when changing batteries.

#### **TEST MODE OPERATION**

This mode, provided for high speed automatic testing, is entered by shorting ALARM OFF to V. The minutes will then advance at a 4.27 Hz rate and setting can be accomplished by the application of a digital input to the hrs—mins advance input. The counter will then advance once per pulse. Note that in the test mode there is no debounce protection on the HRS/MINS ADVANCE input.

#### ALARM AND DISPLAY TEST

If the ALARM OFF and SNOOZE buttons are pushed simultaneously, all segments of the display will be turned on and the alarm will sound, while none of the time counter contents are disturbed.

#### **OSCILLATOR**

The oscillator of the ICM7223A is designed for low frequency operation at very low currents from a 9 volt supply. The oscillator is of the inverter type with a nonlinear feedback resistor included on chip, which has a maximum resistance under startup conditions. The nominal load capacitance of the crystal should be less than 15 pF, typically 12 pF. In specifying the crystal, the motional capacitance, series resistance and tuning tolerance have to be compatible with the characteristics of the circuit to insure startup and operation over a wide voltage range under worst case conditions.

The following expressions can be used to arrive at a crystal specification:

Tuning range

$$\begin{split} \frac{\Delta f}{f} &= \frac{C_{m}}{2\left(C_{O} + C_{L}\right)} \; \; ; \; \; C_{L} = \frac{C_{IN} \; C_{OUT}}{C_{IN} + C_{OUT}} \\ g_{m} \; required \; for \; startup \\ g_{m} &= 4\pi^{2}f^{2} \; C_{IN} \; C_{OUT} \; R_{S} \; \left(1 + \frac{C_{O}}{C_{I}}\right)^{2} \end{split}$$



#### where

Rs = Series Resistance of Crystal f = Frequency of the Crystal

Δf = Frequency Shift from Series Resonance

Frequency

Co = Static Capacitance of Crystal

CIN = Input Capacitance Cour = Output Capacitance

C<sub>L</sub> = Load Capacitance of Crystal C<sub>m</sub> = Motional Capacitance of Crystal

The (calculated)  $g_{\rm m}$  required for startup should not exceed 50% of the  $g_{\rm m}$  guaranteed for the device.


#### ALARM DRIVE

The ICM7223A will directly drive any suitable audio transducer (piezoelectric ceramic, or magnetic speaker) with a peak frequency response of 4 kHz with  $V^+=9V$  and a peak current of 10 mA. The volume should be more than adequate; no buffering should be required.

#### POWER SUPPLY CONSIDERATIONS

The ICM7223A contains an on-chip CMOS voltage regulator which operates all timing and counting logic circuitry at about 1.8 to 2.0V below V<sup>+</sup>. This provides low current operation over a voltage range of 4-15V and also improves oscillator stability. The LCD maximum operating voltage will be the limiting factor in most cases, therefore the supply voltage will rarely exceed 12V.


For applications which involve power supplies with high noise levels or transients, it will be necessary to provide supply filtering. The voltage regulator output (V¯REQ) should be decoupled to V<sup>+</sup> with a  $0.22\mu\mathrm{F}$  to  $0.47\mu\mathrm{F}$  capacitor, and the V<sup>+</sup> and V¯ lines should be low-pass-filtered using a  $300\Omega$  resistor and  $100\mu\mathrm{F}$  capacitor. Note that a zener diode in parallel with the filter cap will limit voltage spikes to 15V, and should be included if the common "24V survival" required for automotive use is desired.



## ICM7223A

DISPLAY

MOTOROLA MLC406 BECKMAN 737-01 LADCOR LAD-001 HAMLIN 3411 TIMEX T1001 COCKROFT CH202



DISPLAY FONT NUMBERS

# CEBTBEPESI


**COCKROFT CII201** 



## **ICM7223A**

#### **CHIP TOPOGRAPHY**

ICM7223A



CHIP DIMENSIONS: 112 x 143 mils (2.84 x 3.63 mm)



# ICM7241 CMOS Frequency Divider 4.19 MHz to 32 kHz

#### **FEATURES**

- Single battery operation (1.2 1.8V)
- Low power consumption typ. 40μA @ 1.5V
- Oscillator biasing resistor included on-chip


#### **GENERAL DESCRIPTION**

The ICM7241 is a fully integrated oscillator, 2 divider and output driver which efficiency converts 4.194304 MHz to 32.768kHz using a minimum of power. Only three external components are necessary for complete oscillator operation; a 4.194304 MHz crystal, a fixed input capacitor, and an output trimmer capacitor. The output has a low enough impedance to satisfy most drive requirements.

#### **ABSOLUTE MAXIMUM RATINGS**

#### NOTES

- 1. Except for instantaneous static discharges all terminals may exceed the supply voltage (2.0V max) by  $\pm 0.5$  volt provided that the currents in these terminals are limited to 2 mA each.
- This value of power dissipation refers to that of the package and will not be obtained under normal operating conditions.



# 


#### TYPICAL OPERATING CHARACTERISTICS

 $V^{+} = 1.5V$ , fosc = 4,194,304 Hz,  $T_A = 25^{\circ}C$ , unless otherwise specified. All numbers in absolute values.


Parameter	Symbol	Conditions	Min,	Тур.	Max.	Unit
Supply Current	l+			40	70	·μA
Guaranteed Operating Voltage Range	V+	-20°C ≤ to ≤ 70°C	1.2		1.8	٧
P-Ch Output Saturation Resistance	RSAT	I <sub>OUT</sub> = .5mA	-	680	2	kΩ
N-Ch Output Saturation Resistance	RSAT	lour = .5mA		240	1	kΩ
Oscillator Stability	†STAB	1.2V < V <sup>+</sup> < 1.6V C <sub>IN</sub> = C <sub>OUT</sub> = 15pF		,1		ppm
Oscillator Start-Up Time	tstart	V <sup>+</sup> = 1.2V			1.0	sec.

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### SUPPLY CURRENT vs. SUPPLY VOLTAGE



#### OSCILLATOR STABILITY vs. SUPPLY VOLTAGE



#### **OUTPUT CURRENT (SOURCE) vs. OUTPUT SATURATION VOLTAGE**





# ICM7245 Quartz Analog Watch Circuit

#### **FEATURES**

- Very low current consumption: 0.4μA at 1.55 volt typical
- 32 kHz oscillator requires only quartz crystal and trimming capacitor
- Bipolar stepper drive with low output ON resistance: 200 ohms maximum (7245 A/B/D/E/F)
- Unipolar stepper drive with very low output ON resistance: 50 ohms maximum (7245U)
- Extremely accurate: oscillator stability typically 0.1 ppm
- · STOP function for easy time synchronization
- TEST input for highspeed testing
- Wide temperature range: -20°C to +70°C
- On chip fixed oscillator capacitor: 20pF ±20%

#### **TABLE OF OPTIONS**

Device Number	Bipolar/ Unipolar	Pulse Width (ms)	Pulse Frequency	Oscillator Capacitor
ICM7245A	B.	9.7	1Hz	Саит
ICM7245B	В	7.8	1Hz	Cin
ICM7245D	В	7.8	0.1Hz (1 pulse/ 10 seconds)	Cout
ICM7245E	В	7.8	0.0833Hz (1 pulse/ 12 seconds)	Cin
ICM7245F	В	7.8	0.05Hz (1 pulse/ 20 seconds)	Cin
ICM7245U	U	3.9	1Hz	Cin


#### GENERAL DESCRIPTION


The ICM7245 is a very low current, low voltage microcircuit for use in analog watches. It consists of an oscillator, dividers, logic and drivers necessary to provide either bipolar or unipolar drive for minimum-component count watches. The oscillator is extremely stable over wide ranges of voltage and temperature, and thus combines high accuracy with low system power. The ICM7245 is fabricated using Intersil's low threshold metal-gate CMOS process.

The inverter oscillator contains all components onchip except for the tuning capacitor and quartz crystal. The binary divider consists of 15 stages, the last 5 of which may be reset. If a reset (stop) occurs during an output pulse, the duration of the pulse is not affected. When the reset is released, the first output occurs approximately 1 second later. For the bipolar version, memory reset logic is included to make sure the first pulse after a "stop" occurs on the opposite output from the one just before the "stop".

The bipolar bridge output consists of two large inverters, normally high. The output ON resistance of the P and N channel devices in series is  $200\Omega$  maximum @ 1 mA. In unipolar operation, the output is made up of a single normally high inverter. The ON resistance of the N-channel device is  $50\Omega$  maximum @ 3 mA.

#### PIN CONFIGURATION (OUTLINE DRAWING BA)





#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	-40°C to +125°C
Operating Temperature	20°C to +70°C
Power Dissipation (Note 1)	25 mW
Supply Voltage (V+ V-)	3.0 volts
Lead Temperature (Soldering, 10 s	ec) 300°C
Input Voltages V <sup>-</sup>	0.3 < VIN < V++0.3

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. These are stress ratings only and functional operation of the devices at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may cause device failures.

Note 1.: This value of power dissipation refers to that of the package and will not normally be obtained under normal operating conditions.

#### TYPICAL OPERATING CHARACTERISTICS

 $V^+ - V^- = 1.55V$ ,  $f_{osc} = 32,768$  Hz, circuit in Figure 1,  $T_A = 25$ °C, unless otherwise stated. Numbers are in absolute values.

* PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current	[+	No Load		0.4	0.8	μΑ
Operating Voltage	V+ V-	0°C < TA < 50°C	1.2		1.8	V
Oscillator Transconductance	gm .	Start-up	15	<u> </u>		μmho
Oscillator Capacitance	Cosc		16	20_	24	pF
STOP Input Current	ISTOP				0.3	μΑ
TEST Input Current	ITEST				10	μΑ
Oscillator Stability	fstab.	$\Delta(V^{+} - V^{-}) = 0.6V$		0.1	<u> </u>	ppm
Supply Current During Stop	1+	'STOP' Connected to V+			1.0	μА
Output Saturation Resistance	Ro	Bipolar (N-CH. + P-CH) IL = 1 mA		,	200	Ω
Output Saturation Resistance P-CH	Ro-P	Unipolar I <sub>L</sub> = 3 mA			200	Ω
Output Saturation Resistance N-CH	Ro-N	Unipolar I <sub>L</sub> = 3 mA			50	Ω

#### TYPICAL WATCH CIRCUIT






Figure 1.

#### **WAVEFORMS**

(ICM7245U)









#### TYPICAL OPERATING CHARACTERISTICS


SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE



## BRIDGE OUTPUT CURRENT AS A FUNCTION OF LOAD VOLTAGE



# OSCILLATOR STABILITY AS A FUNCTION OF SUPPLY VOLTAGE



# 

#### **APPLICATION NOTES**

#### OSCILLATOR

The oscillator of the ICM7245 is designed for low frequency operation at very low current from a 1.55 volt supply. The oscillator is of the inverter type, using a non-linear feedback resistor having maximum resistance under start-up conditions. The nominal load capacitance of the crystal should be less than 12 pF, with a preferred range of 7-10 pF. In specifying the crystal, the motional capacitance, series resistance and tuning tolerance must be compatible with the characteristics of the circuit to insure start-up and operation over a wide voltage range under worst case

The following expressions can be used to arrive at a crystal specification:

#### Tuning Range

conditions

$$\frac{\Delta f}{f} = \frac{C_{II}}{2(C_{O} + C_{L})}$$
 ;  $C_{L} = \frac{C_{IN} \; C_{OUT}}{C_{IN} + C_{OUT}}$ 

gm required for start-up

$$g_{m} = 4\pi^{2}f^{2} \cdot C_{IN} \cdot C_{OUT} \cdot R_{S} \left(1 + \frac{C_{O}}{C_{L}}\right)^{2}$$

#### where

Rs = Series Resistance of Crystal f

= Frequency of the Crystal = Frequency Shift from Series Resonance  $\Delta f$ 

Frequency

Co Static Capacitance of Crystal

= Input Capacitance CIN Cour = Output Capacitance = Load Capacitance

Cm = Motional Capacitance of Crystal

The gm required for start-up calculated should not exceed 50% of the qm quaranteed for the device.

#### TEST POINT


The TEST input, when connected to V, causes the ICM7245B/U to speed-up the outputs by 16 times. On long period output versions (12, 20, 60 sec) the speedup factor will be larger. This allows easy testing of the finished watch module. The pulse width is not affected by the speed-up of the pulse frequency.

#### CUSTOM VERSIONS

The ICM7245 may be modified with alternative metal masks to provide different number of dividers, various pulse widths, and different output configurations.

In addition, MOS capacitors on-chip up to a total of 50 pF may be connected to either the input and/or the output of the oscillator. Consult your Intersil representative or the factory for further information.

#### CHIP TOPOGRAPHY



TEST

OSC IN 62.5 mils

# Appendix


	raye
Packaging Dimensions	B-2
Thermal Resistance	. B-11
High Reliability Processing	B-12
Application Note Summary	B-20
Evaluation (EV) Kit Information	B-22
Chip Ordering Information	B-23
Intersil Part Numbering System	B-29
Sales Offices, Distributors, and Representatives	B-31

#### **PACKAGE OUTLINES** All dimensions given in inches and (millimeters). 0.209-0.219 (5.309-5.563) (22.225) 0.450-0.250 (11.43-6.35) 0.188-0.210 (4.775-5.334) MAX 0.135 (3.429) MAX SEATING PLANE 0.043-0.038 0.312 (1.002-0.965) (7.925) MIN SEATING Ţ 0.030 0.675-0.655 (17.145--16.637 0.016--0.019 (4,775) R MAX 0.440-0.420 (11.176-10.658) 0.050 (1.270) BOTTOM VIEW (0.914 - 1.219)TO-3 TO-18 0.315 -- 0.335 (8.001 -- 8.509) (5.309--5.563) 0.142-0.159 (3.607--4.039) SEATING PLANE PLANE 0.030 (0.762) 00 MAX (12.70) 0.190-0.210 (4.826-5,334) 0.026-0.040 (0.660-1.016) 0.028-0.037 {0.711-0.940} TO-52 (SQ\*, SR) TO-39 \*SQ denotes a two lead package; center lead missing. 0.209-0.219 (5.309-5.563) 0.620 (15.748) 0.188--0.210 (4.775--5.334) SEATING PLANE WOW (0.762) 00000 ó.50<del>0</del> MAX 0.016-0.019 (0.406-0.483) 14 478-14 QAR





0.190-0.210 4 (4.826-5.334)

TO-66




PACKAGE OUTLINES All dimensions given in inches and (millimeters). 0.395---0.405 0.240-0.260 (0.098-6.604) 0.139-B.147 (3.531-3.734) (10.033-10.287) 0.175-0.185 [4.445-4.699) 0.100-0.120 0.030-0.055 (0.762-1.397) (2.540 -3.048 O (0.635) DAD (14.224—15.875) D.250 (6.350) 0.230--0.270 (5.842--6.858) 0.285-0.315 (7.237-8.001) MAX X 45 CHAMBER 2 PLACES 0.562 0.500 (12.70--14.275) (0.305-0.835) 0.405-0.425 (10.287-10.795) 0.045--0.060 0.080-0.115 0.170-0.190 (4.318-4.626) 0.020--0.035 (0.508-0.689) 0.018-0.028 (0.483-0.660) 0.090-0.110 (2.286-2,794) 0.095-0.105 (2.413--2.667) TO-202 TO-220 0.017 ± 0.002 0.105 -- 0.095 (2.67 -- 2.41) (0.43 ± 0.051) 0.105 + 0.0000 - 0.012 {2.66 + 0.000 } LEADS FIT INTO 0.185-0.175 0.018-0.019 0.406-0.483) 0.500 MIN 0.200 (5.08) DIA HOLE (TYP) (12.69) 0.230 0.045-0.055 (0.143-1.397) (0.143 - 1.397)0.045 -- 0.055 (1.143 -- 1.397) (11.42 = 0.1)0.135 {3.43} + 0.0015 0.005 - 0.0005 (0.13 + 0.04) 0.175-0.205 (4.45-5.21) 2 LEAD CERAMIC (DH) TO-237 (AR) 0.490 ± 0.01 (12.45 ± 0.25)  $0.050 \pm 0.002$  $0.140 \pm 0.005$  $(3.55 \pm 0.12)$ 0.407 (10.338) MAX 0,070 (1,778) 0.115 (2.921) 0.060 (1.524) \_0.200 (5.08) MAX  $0.015 \pm 0.002$ 0,210 ± 0.005 0.060 (1.524) (6,33 ± 0,12) 0,015 0.008 0.110 (2.794) 0.006 ± 0.001 (0.203)0.050 ± 0.005 0,320 (8,128) 0.290 (7,366) (0.15 ± 0.02) 0.067 ± 0.003  $(1.27 \pm 0.12)$  $\{1.70 \pm 0.07\}$ 0.023 (0.584) 0.014 (0.356) **8 LEAD FLATPACK (BA)** 8 LEAD CERAMIC (DA)






PACKAGE OUTLINES All dimensions given in inches and (millimeters). 0,695 (17.653) 0,705 (17.907) 0.310 (7.874) 0.240 (6.096) 0.790 (20.066) 0.800 (20.320) 0.060 (<u>1.524)</u> 0.015 (0.381) 0.180 (4.572) 0.140 (3.556) 0.870 (22.098) 0.880 (22.352) 0.965 (24.511) 0.975 (24.765) 0.015 0.008 (0.381) (0.203) 0.200 MAX (5.080) 0.200 (5.08) 0.125 (3.175) 16 LEADS 0.019 (0.482) 0.016 (0.408) 0.400 (10.16) 0.330 (8.382) 0.023 (0.584) 0.015 (0.381) 0.260 (B.604) MIN 0.100 (2.54) TYP. 16 LEAD CERDIP (JE) 16 LEAD (.6 x .7) CERAMIC (IE) 0.910 (23.114) MAX .310 [7.874] .280 (7.112) 0.200 (5.08) MAX .235 (5.969) .215 (5.461) 0,320 (8,128) 0,280 (7,112) 0.110 (2.794) 0.090 (2.286) .060 (1,524) .015 (.381) .015 (.381) .008 (.203) .160 (4.064) 100 (2.540) 0.135 (2.921) 0.200 (5.08) 0.125 (3.175) .400 (10.16) .330 (8.382) .060 (1.524) .045 (1.143) .023 [.584] .015 (.381) .110 (2.794) .090 (2.285) 0.023 (0.584) 0.014 (0.356) 0.320 (8.128) 0.290 (7.366) 18 LEAD CERAMIC (DN) 16 LEAD PLASTIC (PE) 0.320 {8.128} {7;366] 0.310 .400 ±.005 (7,874) (6.604) 0.180 (4.572) 0.140 (3.556) .050 ± .005 -,500±.010 ,067 +.005 -.007 -0.200 (5.08) 0.125 (3.175) 0.015 ,005 +,002 -,001 0.110 (2.794) 0.070 (1.778) 0.023 (0.584) 0.090 (2.286) 0.030 (0.762) 0.015 (0.381) 18 LEAD CERDIP (JN) 18 LEAD FLATPACK (FN)

PACKAGE OUTLINES All dimensions given in inches and (millimeters). .600 (15,240) .570 (14,478) .600 (15.240) .570 (14.478) .550 (13.970) .520 (13.208) .550 (13.970) .520 (13.208) ,175 (4.445) MAX 1.360 (35,544) MAX .175 (4.445) MAX .060 (1.524) .015 (0.381) .060 (1.524) .016 (0.381) ,015 (0.381) .008 (0.2032) .015 (0.381) .008 (0.02032) .160 (4.064 .100 (2.540) .680 (17.272) .610 (15.494) .160 (4.084) .100 (2.540) .680 (17.272) .810 (15.494) .110 (2.794) .090 (2.286) .060 (1.524) .045 (1.143) .023 (.5842) .015 (.3810) .110 (2,794) .090 (2,286) .023 (.5842) .015 (.3810) .060 [1.524] .045 [1.143] 28 LEAD PLASTIC (PI-1) 28 LEAD PLASTIC (PI-2) 2.020 (51.308) MAX 0.100 (2.540 ± 0.010 (0.254 0.600 (15.240) 0.570 (14.478) 0.550 (13.970) 0.520 (13.208) 0.160 (4.064) MAX 0.520 (13.208) SQUARE 0.165 (4.191) MAX. 0.060 (1.524) 0.015 (0.381) 0.050 (1.270) TYP. 0.020 (5.080) 0.015 (0.381) 0.008 (0.2032) 0.008 (0.203 0.160 (4.064) 0.100 (2.540) 0.600 (15.240) REF, 0.125 (3.175) MIN. 0.680 (17.272) 0.610 (15.494) 0.050 (1.270) ± 0.010 (0.254) 0.018 (0.457) ± 0.002 (0.051) 40 LEAD CERAMIC (DL) 40 LEAD CERDIP (JL) **(1**) 0.050 (1.270) 0.540 (13.716) -0,500 (12,70) 0.020 (0.508) 0.160 (4.064) MAX 0.026 (0.635) TYP. 0.060 (1.524) \_0.025 (0.635) TYP. \_ 0.040 (1:016) 0.012 (0.306) TYP 0.001 (0.025) 0.150 (4.064) MJN. 0.660 (16.764) MAX. 0.018 (0.457) 0.020 (0.508) 0.100 (2.540) 40 LEAD PLASTIC (PL) 42 PIN FLATPACK (BH)



# PACKAGE OUTLINES All dimensions given in inches and (millimeters).



# THERMAL RESISTANCE #JA


The junction to ambient thermal resistance values of dual in-line packaging systems used in GE Intersil CMOS integrated circuits are graphically illustrated in Figure 1. Each envelope represents the typical range of values for plastic, CERDIP or ceramic sidebraze package types as a function of size. The values were obtained while operating in a "still-air" environment and inserted into low-cost sockets mounted on printed circuit cards.

Thermal resistance is influenced by a number of factors including die size, cavity size and die bonding.

In order to present a comprehensive characterization of these variables, a range of values is provided rather than a single point.

Since most CMOS devices dissipate insignificant power, it is not likely that thermal resistance will be a critical design factor. In those situations where high dc currents or high-speed operation is required, the junction temperatures should be estimated through the use of this data and by knowing the actual power being dissipated by the device.

Figure 1 — THERMAL RESISTANCE OF DIP PACKAGES



В

#### 100% INTEGRATED CIRCUIT PROCESSING


Intersil is committed to build and process integrated circuits for the Military/High-Rel market segments in conformance with MIL-STD-883 and MIL-M-38510. Any customer drawing which specifies testing as set forth in these documents will be automatically processed to the latest revisions of MIL-STD-883 and MIL-M-38510, unless specific requests are made to the contrary.

# 100% DISCRETE DEVICE PROCESSING

Intersil also offers several QPL-approved discrete products carrying the JANTX designation, which are screened and qualified to the latest revisions of MIL-STD-750 and MIL-S-19500.

# MIL-STD-883B SCREENING AND QUALITY CONFORMANCE PROGRAMS, METHODS 5004 AND 5005


The following flow chart details screening activities as carried out by Intersil for Class S, B and C requirements.





# QUALITY CONFORMANCE INSPECTION, CLASSES B AND C

The following diagram presents quality conformance inspection methods for Classes B and C as performed at Intersil.



<sup>\*</sup>Sample must have had temp/time exposure specified for burn-in. LTPD of 15 applies to number of leads inspected except that in no case shall less than 3 devices be used.

## NOTES:

- Group A and B inspections are required on individual inspection lots as a condition for acceptance for delivery.
- 2. Samples shall be randomly selected from the assembled inspection lot in accordance with appendix B of MIL-M-38510. Specified screen requirements of method 5004 are not required to have been completed for Intersil's standard generic data program, but will be performed when required by customer drawing. Where use of electrical rejects is permitted, and unless otherwise specified, they need not have been subjected to the temperature/time exposure of burn-in.
- Group C (chip-related test) shall be performed periodically at 3 month intervals.

- Group D (package related tests) shall be performed periodically at 6 month intervals.
- Where end point measurements are required but no parameters have been identified, the critical final electrical parameters specified for 100% screening shall be used as end point measurements.
- Subgroups within a group may be performed in any order but individual tests within a subgroup shall be performed in the saquence indicated.

<sup>\*\*</sup>Required only when a package contains a dessicant.

## HIGH RELIABILITY PROCESSING

### QUALITY CONFORMANCE

The following steps are carried out when quality conformance testing is performed on a lot from which samples are taken.

#### QUALITY CONFORMANCE - CLASSES B & C

	STANDARD SAMPLE SIZE	ALLOWABLE REJECTS	TIME ALLOWANCE
Group A (Electrical Acceptance)	45	0	3-5 days
Group B (Package Related)	14 Electrical Rejects	0	1 week
Group C (Die Related)	102 Good Electrical (Note 1)	1 from Subgroup 1 1 from Subgroup 2	8-10 weeks
Group D (Package Related)	50 Good Electrical (Note 2) 76 Electrical Rejects	1 from each of 5 Subgroups	4 weeks

NOTE 1: Non-destructive, shippable samples (102 units).

NOTE 2: Destructive tests:

Moisture resistance, Subgroup 3 sample size 25 units
Variable-frequency vibration, Subgroup 4 sample size 25 units

Total Destroyed 50 units

#### QUALIFICATION TESTING

When qualification testing is required, it will be equivalent to quality conformance testing, with the exception that Group A must be read and recorded on all applicable subgroups for the number of electrically-good units which will be required for samples for Groups C and D.

### QUALIFICATION TESTING - GROUPS B & C

	STANDARD SAMPLE SIZE	ALLOWABLE REJECTS	TIME ALLOWANCE
Group A (Electrical Acceptance)	184 (Read & Record)	< <b>5</b>	5 days
Group B (Package Related)	14 Electrical Rejects	0	1 week
Group C (Die Related)	102 Good Electrical (Note 1)	1 from Subgroup 1 1 from Subgroup 2	10-12 weeks
Group D (Package Related)	50 Good Electrical (Note 2) 75 Electrical Rejects	1 from each of 5 Subgroups	4 weeks

### NOTE 1: Shippable samples.

# LIMITED USAGE QUALIFICATION

A customer may elect to take advantage of a "Limited Usage" qualification per MIL-M-38510, in order to reduce the number of samples required. The following conditions must be met for eligibility for the "Limited Usage" qualification:

- A maximum quantity of 500 microcircuits is included in a single order.
- A maximum quantity of 2000 microcircuits is included in a given equipment-acquisition contract or program.
- A maximum quantity of 2000 microcircuits is to be procured during a 12-month period for a given circuit type and vendor.

Microcircuits which qualify for limited usage cannot be assigned a JAN part number. Variable data will be taken only when specified in a customer drawing.

## LIMITED USAGE QUALIFICATION - CLASS B(1)

	SAMPLE SIZE	ALLOWABLE REJECTS	TIME ALLOWANCE
Group A (Electrical Acceptance)	45	0	5 days
Group B (Package Related)	14 Electrical Rejects	0	1 week
Group C {Die Related, Non-Destruc- tive}	10 Good Electrical Parts	0	8-10 weeks
Group D (Package Related, Destructive)	25 (15 Good, 10 Electrical Rejects)	0 ,	4 weeks

(1) Mil-M-38510, Paragraph 4.4.4; MIL-STD-883, Method 5005.

# GLOSSARY OF MILITARY/AEROSPACE HIGH-REL DEFINITIONS/TERMINOLOGY

ACCELERATED BURN-IN — Same as "Burn-In", except that testing is carried out at an increased temperature (nominally 150°C) for reduced dwell time. Accelerated testing is not permissible for Class S devices.

ATTRIBUTES DATA — Go-No-Go data. Strictly pass/ fail and number of rejects recorded. A typical requirement for post burn-in electrical tests on Class B devices.

BASELINE — Technique used to define manufacturing and test processes at time of order placement. Baselining usually involves development of a Program Plan and an Acceptance Test Plan which include flow charts, specification identification/revision letters, QA procedures, and actual specimens of certain important specifications. During subsequent manufacture and testing of parts, it is not permissible to make revisions or changes to any of the identified specifications, unless prior notification and possible customer approval occurs. Other terminology associated with baselining include "Critical Process Changes", "Minor Process Changes", and "Major Process Changes".

BURN-IN — A screening operation. Devices are subjected to high temperature (typically 125° C) and normal power/operation for 160 hours (Class B devices) or 240 hours (Class S devices).

CLASS S, B AND C INTEGRATED CIRCUITS — These classes set forth the screening, sampling and document control requirements for IC testing. Terminology is defined in MIL-M-38510 and in Test Methods 5004 and 5005 of MIL-M-38510. Classes, S, B and C are sometimes referred to as "Levels S, B and C." The Classes cover:

CLASS S — For space and satellite programs. Includes Condition A Precap, SEM, 240 hour burn-in, PIND test and elaborate qualification and quality conformance testing. Normally requires extensive data, documentation, and program planning. Formerly referred to as Class A. Class S devices are quite expensive.

CLASS B — For manned flight, and includes most frequently-procured military integrated circuits. Used for all but highest reliability requirements. Class B uses burn-in, pre-cap visual, etc.

CLASS C — For ground support equipment. Contains only environmental screening requirements with pre-cap visual. No burn-in required.

In all classes, LTPD (Lot Tolerance Percent Defective) is the sampling plan measurement criteria.

CORRECTIVE ACTION — Those actions which a given supplier (or user) agrees to perform so that a detected prob-

DESC — Defense Electronic Supply Center, located in Dayton, Ohio. The command includes two major subgroups, with functions as follows:

DESC-ECS - This group performs specification engineering work. After the original specifications are created at RADC, DESC-ECS implements and monitors the specifications. DESC-ECS is the industry's main interface on existing specifications.

DESC-EQM — The group which supervises supplier certifications and qualifications per MIL-M-38510. The group to which the industry submits applications when desiring to have devices qualified (QPL'd) on an existing JAN slash sheet. DESC-EQM surveys supplier facilities and grants line certification as various requirements are met. Also reviews manufacturer's qualification test data and issues JAN QPL's accordingly.

DESC-EQT — Same as EQM, except handles transistors per MIL-S-19500.

DESC LINE CERTIFICATION — The document which approves a supplier's facilities as an appropriate site to manufacture JAN parts.

DIE SHEAR TESTS — A sample test. Mounted chips are exercised to destruction. Degree of die adherence to lead frame is observed. Corrective action taken if required.

DPA — Destructive Physical Analysis. Finished products are opened and analyzed, in accordance with customer or MIL Spec criteria.

GENERIC DATA — Data pertaining to a device family; not necessarily: the specific part number ordered by the customer, but representative of parts in the family. Group B, C and D generic data is frequently requested in lieu of the performance of special qual tests on a given order.

GROUP A — Sample electrical tests which are performed on each lot. Group A is defined in Test Method 5005 for integrated circuits and in MIL-S-19500 for diodes and transistors.

GROUP B — A collection of package-related environmental and "wear-and-tear" tests. Defined in Test Method 5005 for integrated circuits. For Class S screening, additional life tests are required, and are performed on every lot per MIL-M-38510. For diodes and transistors, Group B consists of both environmental and life tests, as defined in MILS-19500.

GROUP C — For Class B and C integrated circuits, only Group C includes life testing and temperature cycling/constant acceleration die-related sample tests. Defined in Test Method 5005 and performed every three months per MIL-M-38510.

GROUP D — A collection of additional environmental package-related sample tests as defined in Test Method 5005. Performed every six months per MIL-M-38510. For places S. B. & C.

# HIGH RELIABILITY PROCESSING

JAN — "Joint Army Navy", a registered trademark of the U.S. Government. The JAN marking denotes a device which is in full compliance to MIL-M-38510 or MIL-S-19500.

JAN TX — A JAN-qualified diode or transistor which has been subjected to additional screening (burn-in) tests. MIL-S-19500 only.

JAN TXV — A JAN-qualified diode or transistor which, in additional to burn-in testing, has been subjected to additional screening including pre-cap visual inspection, as witnessed by a government source inspector. Equivalent

to Class B screening for integrated circuits, MILS-19500 only.

"M38510" CIRCUITS — Until a recent revision to MIL-M-38510, it was a common practice for users and suppliers alike to specify or offer integrated circuits marked "M38510, XXX" without a J or JAN prefix. This part numbering system indicated a device which was "near-JAN", "quasi-JAN" or "non-JAN". The practice tended to cause confusion between these devices and parts in full conformance to JAN levels. MIL-M-38510 now prohibits such marking with the exception of two special instances:

- When JAN QPL supplier for a given product does not exist, the government will permit "M38510/XXX" marking. While a customer may specify such marking, the supplier must furnish the government with evidence that the parts meet all applicable requirements.
- For certain parts destined for use in some programs, "M38510/XXX" marking is permissible, but orders for such parts must be accompanied by appropriate DESC

M38510/XXX — Detail specifications (or "slash sheets") for integrated circuits. For example, the 101 specification covers Operational Amplifiers, with electrical requirements for the 741, LM101; 108, 747 types, etc.

certification letter.

MIL-M-38510 — The general military specification for integrated circuits.

MIL-S-19500 — The general military specifications for diodes and transistors.

MIL-S-19500/XXX — Detail specifications (or "slash sheets" for diodes and transistors.

MIL-STD-750 — Specifies Test Methods for diodes and transistors, such as burn-in, pre-cap, temperature cycling, etc.

MIL-STD-883 — Specifies Test Methods for integrated circuits, such as pre-cap, burn-in, hermeticity, storage life,

NPFC — Naval Publications and Forms Center, Philadelphia. Printing and distribution source for military specifications.

NON-STANDARD PARTS — In government terminology, refers to non-JAN devices. Non-standard parts are typically covered by user Source Control Drawings (SCD).

NON-STANDARD PARTS APPROVAL — Approval by the government (frequently RADC) of non-JAN parts, typically on source control drawings, for use in a military system or program. This approval is essentially a waiver which permits non-JAN 38510 parts in a system which otherwise mandatorially requires JAN parts only.

OPERATING LIFE TEST — Same conditions as burn-in, but duration is usually 1000 hours. This is a sample test (Qualification and Quality Conformance).

PCA — Parts Configuration Analysis. A new term which has much the same meaning as "Baseline".

PDA — Percent Defective Allowable. Criteria sometimes applied to burn-in screening. A 10% PDA (the most common type) means that if more than 10% of that lot fails as a result of burn-in (as determined by pre- and post-burn-in electrical tests) the entire lot is considered to have failed.

PDS — Parameter Drift Screening. Measures the changes (Δs) in electrical parameters through burn-in. Common for Class S devices.

PIND — Particle Impact Noise Detection. This is an audio screening test to locate and elminate those parts which have loose internal particles. The test can isolate a high percentage of defectives, even in otherwise good lots. Repeatability of the tests is questionable. This test is one of the screening items for Class S integrated circuits.

PREPARING ACTIVITY – The organizational element of the government which writes specifications, frequently RADC.

PRESEAL VISUAL — A screening inspection which involves observation of a die through a microscope.

PROCURING ACTIVITY — Per MIL-M-38510, this is the organizational element in the government which contracts for articles or services. The Procuring Activity can be a subcontractor (OEM), providing that the government delegates this responsibility. In such a case, the subcontractor does not have the power to grant waivers, unless this authority has been approved by the government.

PRODUCT RELIABLIITY — Pertains to the level of quality of a product over a period of time. Reliability is usually measured or expressed in terms of Failure Rate (such as "0.002% per 1000 hours at a 60% confidence level at 25°C") or MTBF (mean time between fallure in hours). MTBF is the reciprocal of Failure Rate.

QPL — Qualified Products List. In the case of JAN products, QPLs are identified as QPL-38510 for integrated circuits and QPL-19500 for diodes and transistors. QPL-38510 revisions occur approximately quarterly and QPL-19500 revisions occur approximately annually. In the interim, the government will notify suppliers via letter of any new device qualifications which may have been granted.

Two types of QPLs exist for MIL-M-38510:

PART II QPL — This is an interim or temporary QPL which is granted on the basis of having obtained line certification and approval of an Application to Conduct Qualification Testing. A PART II QPL is automatically voided after 90 days whenever any one supplier is granted a PART I QPL.

PART I QPL — A "permanent" QPL, granted after all qualification testing is completed and test data is approved by the government.

QPLTT — Qualified Product List Throughput Time. That period which required to obtain device qualification. QPLTT is a function of (1) whether a JAN slash sheet exists; (2) whether a competitor already holds a Part I QPL; and (3) whether the applicant's production line is certified by DESC.

Following is a worst-case example, where a JAN slash sheet does not exist and government line certification has not been granted. QPLTT will be approximately 39.5 months, if the JAN slash sheet already exists, QPLTT will be cut to about 10.5 months. If the applicant already has line certification, QPLTT will be about 2 months to obtain Part II status.

Total time required to obtain a Part I QPL adds about 7 months to QPLTT; in a worst-case example, about 46 months will be required.

**QUALIFYING ACTIVITY** — Per MIL-M-38510, the organizational element in the government which designates certification (i.e., DESC).

QUALIFICATION TESTING — Initial one-time sample tests which are performed to determine whether device types and processes are good. For integrated circuits, this usually means testing to Groups A, B, C and D. For diodes and transistors, this usually means testing to Groups A, B and C.

QUALITY CONFORMANCE TESTING — These are sample tests which must be performed at prescribed intervals per MIL-M-38510 or MIL-S-19500, assuring that processes remain in control and that individual lots are passed.

RADC — Rome Air Development Command, Griffiss AFB, New York. This is the government organization which created semiconductor specifications; MIL-M-38510 and MIL-STD-883 were developed at RADC. This Air Force unit develops specifications for all U.S. military services. RADC is frequently involved in granting waivers for non-standard parts for Air Force systems.

READ AND RECORD DATA - Same as variable data.

**REWORK PROVISION** — For semiconductor devices, permissible rework of parts is usually limited to re-testing (screening), lead straightening or bending, re-marking, and cleaning.

S & V - Survivability and Vulnerability. Pertains to the

SCREENING — Operations which are performed on devices on a 100% basis (not sampling). Examples include pre-cap visual, burn-in hermeticity, 100% electrical test, etc. For integrated circuits, Test Method 5004 defines screening flow

SEM INSPECTION — Inspection by Scanning Electron Microscope. Die samples are examined at very high magnification for metallization defects. A common inspection for Class S devices,

SERIALIZATION — The marking of a unique part number on each part, with assigned numbers marked sequentially/consecutively.

SCDs — Source Control Drawings. Typically user-generated drawings which require development of internal IC vendor sheets. Although each drawing may be slightly different, all will be modelled around MIL-M-38510, MIL-S-19500, MIL-STD-883, or MIL-STD-750.

SOURCE INSPECTION — Can be either Customer Source Inspection (CSI) or Government Source Inspection (GSI). Source Inspection is initiated via purchase order, and can occur at one or more of the following points:

- Pre-cap Visual. Expensive and adds to throughput time.
- Final Inspection. Simple and inexpensive; little delivery impact.
- Throughout. Very expensive and time-consuming.

**STANDARD PARTS** — In government terminology, JAN parts.

TRACEABILITY — A production and manufacturing control system which includes:

- Wafer run identification number.
- Date pre-cap visual inspection was performed, identity of inspector, and specification number and revision.
- Lot number and inspection history.
- QA Group A electrical results.

VARIABLE DATA – Read and recorded electrical measurements (parametric values). Usually required for pre- and post-burn-in electrical tests. Also common for Group C and D testing.

WIRE PULL TESTS — Bond wire pull tests will be specified in two modes:

**DESTRUCTIVE WIRE PULL** — Generally performed periodically in assembly on a sample basis. Wires are pulled to destruction and the break point force is recorded. Corrective action is taken as required.

NON-DESTRUCTIVE WIRE PULL — Option for class 5 microcircuits, wire bonds are pulled to a max of 70% of the preseal minimum bond strengths for the applicable

# Ordering Information for MIL-STD-883B Processed Devices

The following Intersil devices are available as a standard with Class B screening per method 5004 of MIL-STD-883B. To order, add 833B after the device number as shown below.

Part Number	Part Number	Part Number	Part Number
AD532SD/883B	DG112AL/883B	DG162AK/883B	DGM185AL/883B
AD532SH/883B	DG116AK/883B	DG162AL/883B	DGM187AA/883B
AD550M-12/883B	DG116AL/883B	DG163AK/883B	DGM187AK/883B
AD550S/883B	DG118AK/883B	DG163AL/883B	DGM187AL/883B
AD550T/883B	DG118AL/883B	DG164AK/883B	DGM188AA/883B
A0550U/883B	DG120AK/883B	DG164AL/883B	DGM188AK/883B
AD590JH/883B	DG120AL/883B	DG180AA/883B	DGM188AL/883B
AD590KH/883B	DG121AK/883B	DG180AK/883B	DGM190AK/883B
AD590LH/883B	DG123AK/883B	DG180AL/883B	DGM190AL/883B
AD590MH/883B	DG123AL/883B	DG181AA/883B	DGM191AK/883B
AD7520SD/883B	DG125AK/883B	DG181AK/883B	DGM191AL/883B
AD7520TD/883B	DG125AL/883B	DG181AL/883B	-
AD7520UD/883B	DG126AK/883B	DG182AA/883B	G115AK/883B
AD7521SD/883B	DG126AL/883B	DG182AK/883B	G115AL/883B
AD7521TD/883B	DG129AK/883B	DG182AL/883B	G116AK/883B
AD7521UD/883B	DG129AL/883B	DG183AK/883B	G116AL/883B
AD7523SD/883B	DG133AK/883B	DG183AL/883B	G117AK/883B
AD7523TD/883B	DG133AL/883B	DG184AK/883B	G117AL/883B
AD7523UD/883B	DG134AK/883B	DG184AL/883B	G118AK/883B
AD7533SD/883B	DG134AL/883B	DG185AK/883B	G118AL/883B
AD7533TD/883B	DG139AK/883B	DG185AL/883B	G119AK/883B
AD7533UD/883B	DG139AL/883B	DG186AA/883B	G119AL/883B
AD7541SD/883B	DG140AK/883B	DG186AK/883B	G123AK/883B
AD7541TD/883B	DG140AL/883B	DG186AL/883B	G123AL/883B
ADC0801LD/883B	DG141AK/883B	DG187AA/883B	G125AK/883B
ADC0802LD/883B	DG141AL/883B	DG187AK/883B	G125AL/883B
ADC0803LD/883B	DG142AK/883B	DG187AL/883B	G126AK/883B
•	DG142AL/883B	DG188AA/883B	G126AL/883B
D112AK/883B	DG143AK/883B	DG188AK/883B	G127AK/883B
D112AL/883B	DG143AL/883B	DG188AL/883B	G127AL/883B
D113AK/883B	DG144AK/883B	DG189AK/883B	G128AK/883B
D113AL/883B	DG144AL/883B	DG189AL/883B	G128AL/883B
D120AK/883B	DG145AK/883B	DG190AK/883B	G129AK/883B
D120AL/883B	DG145AL/883B	DG190AL/883B	G129AL/883B
D121AK/883B	DG146AK/883B	DG191AK/883B	G130AK/883B
D121AL/883B	DG146AL/883B	DG191AL/883B	G130AL/883B
D123AK/883B	DG151AK/883B	DG200AA/883B	G131AK/883B
D123AL/8839	DG151AL/883B	DG200AK/883B	G131AL/883B
D125AK/883B	DG152AK/883B	DG200AL/883B	G132AK/883B
D125AL/883B	DG152AL/883B	DG201AK/883B	G132AL/883B
D129AK/883B	DG153AK/883B	DGM182AA/883B	, ,
D129AL/883B	DG153AL/883B	DGM182AK/883B	ICL7109MDL/883B
	DG154AK/883B	DGM182AL/883B	ICL7650MJD/883B
DG111AK/883B	DG154AL/883B	DGM184AK/883B	ICL7650MTV/883B
DG111AL/883B	DG161AK/883B	DGM184AL/883B	ICL7660MTV/883B
DC448AV/883D	DO4C4 AL IODGD	DOMAGEAKIOOOD	IOI GOOT STATISSOO



	ICL8007MTY/883B	IH5009MJD/883B	IH5048MTW/883B	IM6402-1MJL/883B
	ICL8013AMTZ/883B	IH5010MJD/883B	IH5049MFD/883B	IM6402AMJL/883B
	ICL8013BMTZ/883B	IH5011MJE/883B	1H5049MJE/883B	IM6403-1MJL/883B
	ICL8013CMTZ/883B	IH5012MJE/883B	IH5050MFD/883B	IM6403AMJL/883B
	ICL8018AMJD/883B	IH5013MJD/883B	1H5050MJE/883B	
	ICL8018MJD/883B	IH5014MJD/883B	IH5050MTW/883B	IM6512AMFN/883B
	ICL8019AMJD/883B	IH5015MJE/883B	IH5051MFD/883B	IM6512AMJN/883B
	ICL8019MJD/883B	IH5016MJE/883B	IH5051MJE/883B	IM6512MFN/883B
	ICL8020AMJD/883B	IH5017MJD/883B	IH5052MJE/883B	IM6512MJN/883B
i	ICL8020MJD/883B	1H5018MJD/883B	IH5053MJE/883B	IM65X08AMFE/883B
	ICL8021MTY/883B	#H5019MJE/883B	IH5108MJE/883B	IM65X08AMJE/883B
	ICL8022MFD/883B	1H5020MJE/883B	IH5140MFD/883B	IM65X08MFE/883B
	ICL8022MJD/863B	IH5021MJD/883B	IH5140MJE/883B	1M65X08MJE/883B
	ICL8023MJE/883B	IH5022MJD/883B	IH5141MFD/883B	
		IH5023MJE/883B	IH5141MJE/883B	IM65X18AMFN/883B
	ICL8038AMJD/883B	ÎH5024MJE/883B	IH5141MTW/883B	IM65X18AMJN/883B
	ICL8038BMJD/883B			` IM65X18MFN/883B
	ICL8049BCJE/8B3B	IH5025MJD/883B	IH5142MFD/883B	IM65X18MJN/883B
	ICL8069ACSQ/883B	IH5026MJD/883B	IH5142MJE/883B	IM65X51AMJF/883B
	ICL8069BCSQ/883B	IH5027MJE/883B	IH5142MTW/883B	M65X51MJF/883B
	ICL8069CMSQ/883B	IH5028MJE/883B	IH5143MFD/883B	IM65X61AMFN/883B
	ICL8069DMSQ/883B	IH5029MJD/883B	IH5143MJE/883B	IM65X61AMJN/883B
	ICL8211MTY/883B	IH5030MJD/883B	IH5144MFD/883B	1M65X61MFN/883B
	ICL8212MTY/883B	IH5031MJE/883B	IH5144MJE/883B	IM65X61MJN/883B
	•	IH188MTW/883B	IH5144MTW/883B	IM6653AMJG/883B
	ICM7555MTV/883B	IH190MFD/883B	IH5145MFD/883B	IM6653MJG/883B
	ICM7556MJD/883B	IH190MJE/883B	1H5145MJE/883B	IM6654AMJG/883B
		IH191MFD/883B	IH5148MFD/883B	IM6654MJG/883B
	IH181MFD/883B	IH191MJE/883B	IH5148MJE/883B	
	IH181MJD/883B	IH200AA/883B	IH5148MTW/883B	LM100H/883B
	IH181MTW/883B	IH5032MJE/883B	IH5149MFD/883B	LM101AF/883B
	IH182MFD/883B	IH5033MJD/883B	IH5149MJE/883B	LM101AH/883B
	IH182MJD/883B	IH5034MJD/883B	IH5150MFD/883B	LM101H/883B
	IH182MTW/883B	IH5035MJE/883B	IH5150MJE/883B	LM105H/883B
	IH184MFD/883B	IH5036MJE/883B	IH5150MTW/883B	LM107F/883B
	IH184MJE/883B	IH5037MJD/883B	IH5151MFD/883B	LM107H/883B
	IH185MFD/883B	IH5038MJD/883B	IH5151MJE/883B	LM107J-14/883B
	IH185MJE/883B	IH5040MFD/883B	IH5200MFD/883B	LM108AH/883B
	IH187MFD/883B	IH5040MJE/883B	1H5200MJD/883B: -	LM108AJ/883B
	IH187MJD/883B	IH5041MFD/883B	IH5200MTW/883B	LM108H/883B
	IH187MTW/883B	H5041MJE/883B	lH5201MJE/883B	LM110F/883B
•	IH188MFD/883B	IH5041MTW/883B	[H5208MJE/883B	LM110H/883B
	IH188MJD/883B	IH5042MFD/883B	IH6108MJE/883B	LM111H/883B
	IH200AK/883B	IH5042MJE/883B	IH6116MJI/883B	LM111J/883B
	IH200AL/883B	IH5042MTW/883B	- IH6201MJE/883B	LM4250H/883B
	IH200MJE/883B	IH5043MFD/883B	IH6208MJE/883B	
	IH201MJE/883B	IH5043MJE/883B	IH6216MJI/883B	OP-05AJ/883B
	IH202MJE/883B	IH5044MFD/883B		OP-05AY/883B
	IH5003MFD/883B	IH5044MJE/883B	IM5603AMFE/883B	OP-05AZ/883B
	IH5003MJD/883B	1H5044MTW/883B	IM5624MFE/883B	OP-05J/883B
	IH5004MFD/883B	IH5045MFD/883B	IM6100-1MJL/883B	OP-05Y/883 <del>B</del>
	IH5004MJD/883B	IH5045MJE/883B	IM6100AMJL/883B	OP-05Z/883B
	IH5005MFD/883B	IH5046MFD/883B	IM6101-1MJL/883B	OP-07AJ/883B
	IH5005MJD/883B	IH5046MJE/883B	IM6101AMJL/883B	OP-07AY/883B
	IH5006MFD/883B	IH5047MFD/883B	IM6102-1MJL/883B	QP-07AZ/883B
	IH5006MJD/883B	IH5047MJE/883B 4	IM6102AMJL/883B	OP-07J/883B
	1H5007MFD/883B	IH5048MFD/883B	IM6103-1MJL/883B	OP-07Y/883B
	ULEDOZIA IDVODOD	ILLEGADIA IE 1000B	IMC400444 II /000F	OB 477/000B

IM6103AMJL/883B OP-077/883B

**Part Number** 

**Part Number** 

Part Number

**Part Number** 

IH5007MJD/883B

IH5048MJE/883B

# **APPLICATION NOTE SUMMARY**

	wing are brief descriptions of current	A017	THE INTEGRATING A/D CONVERTER
	pplication notes.	•	Provides an explanation of integrating A/D converters, together with a detailed error analysis.
A003	UNDERSTANDING AND APPLYING THE ANALOG SWITCH	A018	DO'S AND DONT'S OF APPLYING A/D CON- VERTERS
	Introduces analog switches and compares them to relays. Describes CMOS, hybrid (FET + driver), J-FET "virtual ground" and J-FET "virtual ground".	•	An analysis of proper design techniques using D/A converters.
	"positive signal" types. Application information included.	A019	4% DIGIT PANEL METER DEMONSTRATION/ INSTRUMENTATION BOARDS
A004	1H5009 LOW COST ANALOG SWITCH SERIES		Describes two typical PC board layouts using the
	Compares the members of the IH5009 "virtual ground" analog switches and provides suggested applications.		8052A/7103A 4½ digit A/D pair. Includes schematics, parts layout, list of materials, etc. Also see A028.
A005	THE 8007-A HIGH PERFORMANCE FET IN- PUT OP AMP	A020	A COOKBOOK APPROACH TO HIGH SPEED DATA ACQUISITION AND MICROPRO- CESSOR INTERFACING
	Compares the 8007 with the 741, which is pin compatible and suggests applications such as logantilog amplifier, sample and hold circuit, photometer, peak detector, etc.	·	Uses the building block approach to design a complete 12 volt system. Explains the significance of each component and demonstrates methods for microprocessor interfacing, in-
A007	USING THE 8048/8049 MONOLITHIC LOG- ANTILOG AMPLIFIER	A021	cluding the use of control signals.  POWER D/A CONVERTERS USING THE ICH
	Describes in detail the operation of the 8048 log- arithmetic amplifier, and its counterpart, the 8049 antilog amp.	AUZI	8510  Detailed analysis of the 8510. Included are a section describing the linearity of the device and ap-
A011	A PRECISION FOUR QUADRANT MULTI- PLIER-THE 8013		plication notes for driving servo motors, linear and rotary actuators, etc. Also see A026.
	Describes, in detail, the operation of the 8013	A022	A NEW J-FET STRUCTURE-THE VARAFET
	analog multiplier. Included are multiplication, division, and square root applications.		Describes in detail the operation of the varafet, a standard J-FET with the analog gate interfacing components monolithically built-in.
A013	EVERYTHING YOU ALWAYS WANTED TO KNOW ABOUT THE 8038	4.000	
	This note includes 17 of the most asked ques-	A023	LOW COST DIGITAL PANEL METER DE- SIGNS
1017	tions regarding the use of the 8038.		Provides a detailed explanation of the 7106 and 7107 3½ digit panel meter IC's, and describes
A015	DESIGN FOR A BATTERY OPERATED FRE- QUENCY COUNTER		two of the evaluation kits available from Intersil.
:	Describes a low cost battery operated frequency/period counter using the 7207A and 7208.	A026	DC SERVO MOTOR SYSTEMS USING THE ICH8510
	Includes specifications, schematics, PC layout, etc.		This companion note to A021 explains the design techniques utilized in using the ICH8510 family to drive closed loop servo motor systems.
A016	SELECTING A/D CONVERTERS  Describes the differences between integrating	A027	POWER SUPPLY DESIGN USING THE ICL- 8211 AND ICL8212
	converters and successive approximation converters. Includes a checklist for decision making, and a note on multiplexed data systems.		Explains the operation of the ICL8211/12 and describes various power supply configurations. Included are positive and negative voltage regulators, constant current source, programmable current source, programmable current source, programmable current source, current limiting voltage crow-
			CULTARY COURCE CURRENT UNITING VOITAGE CROW-

current source, current limiting, voltage crowbarring, power supply window detector, etc.

			•
A028	BUILDING AN AUTO RANGING DMM WITH THE ICL7103A/8052A CONVERTER PAIR	A050	USING THE IT500 FAMILY TO IMPROVE THE INPUT BIAS CURRENT OF BIFFET OP AMPS
	This companion app note to A019 explains the use of the 8052A/7103A converter pair to build a ±4½ digit auto ranging digital multimeter. In-		A brief description of a preamplifier for BIFET OP AMPS.
	cluded are schematics, circuit descriptions, tips and hints, etc.	A051	PRINCIPLES AND APPLICATIONS OF THE ICL7660 CMOS VOLTAGE CONVERTER
A029	POWER OP AMP HEAT SINK KIT Describes the heat sinks for the ICH8510 family.	,	Describes internal operation of the ICL7660. In- cludes a wide range of possible applications.
	These heat sinks may be ordered from the factory.	A052	TIPS FOR USING SINGLE CHIP 3½ DIGIT A/D CONVERTERS
A030	THE ICL7104: A BINARY OUTPUT A/D CON- VERTER FOR MICROPROCESSORS  Describes in detail the operation of the 7104. In- cludes in digital interfacing, handshake mode, buffer gain, auto-zero and external zero. Appen-		Answers frequently asked questions regarding the operation of 3½ digit single chip A/D converters. Included are sections on power supplies, displays, timing and component selection.
	dix includes detailed discussion of auto-zero loop residual errors in dual slope A/D conversion.	A053	THE ICL7650 A NEW ERA IN GLITCH-FREE CHOPPER STABILIZER AMPLIFIERS A brief discussion of the internal operation of the
A031	COIL DRIVE ALARM DESIGN CONSIDERATIONS Explains the procedure used when using watch circuits to drive piezoelectric transducers.		ICL7650, followed by an extensive applications section including amplifiers, comparators, log-amps, pre-amps, etc.
A032	UNDERSTANDING THE AUTO-ZERO AND COM- MON MODE PERFORMANCE OF THE ICL7106/ 7107/7109 FAMILY	A054	DISPLAY DRIVER FAMILY COMBINES CONVENIENCE OF USE WITH MICROPROCESSOR INTERFACABILITY
	Explains in detail the operation of the ICL7106/ 7/9 family of A/D Converters.		Compares and describes the various display drivers. Includes design examples for 7 segment,
A046	BUILDING A BATTERY OPERATED AUTO RANGING DVM WITH THE ICL7106 Explains principles of auto ranging, problems and solutions. Includes clock circuits, power supply requirements, design hints, schematics, etc.	M011	Alpha-numeric, and bargraph systems.  AVOIDING PROBLEMS IN CMOS MEMORY OPERATION  Discusses input overvoltage and SCR latch-up and the multiple address access problem in
A047	GAMES PEOPLE PLAY WITH A/D CONVERTERS	·	CMOS RAMs.

Describes 25 different integrating A/D converter applications. Input circuits, conversion modifications, display and microprocessor interfaces are

shown in detail.



# **EVALUATION KITS AVAILABLE FROM INTERSIL**

DRODUOT DECORIDERAL	ALCOUNT TO THE PARTY OF THE PAR	III EIIOIE
PRODUCT DESCRIPTION	PART NUMBER	CONTENTS
3½ Digit LCD Panel Meter Kit	ICL7106EV/KIT	ICL7106 + PC Card + All Passive Components
3½ Digit LED Panel Meter Kit	ICL7107EV/KIT	ICL7107 + PC Card + All Passive Components
3½ Digit Low Power LCD Panel Meter Kit	ICL7f36EV/KIT	ICL7136 + PC Card + All Passive Components
4½ Digit A/D Converter Kit	ICL7135EV/KIT	ICL7135 + ICL7660 + ICL8069 + PC Card + Active, Passive Components
4½ Digit LCD Display Driver Kit	ICM7211EV/KIT	ICM7211 + 4½ Digit LCD Display + PC Card + Active, Passive Components
4½ Digit LED Display Driver Kit	ICM7212EV/KIT	ICM7212 + 4½ Digit LED Display + PC Card + Active, Passive Components
4½ Digit VF Display Driver Kit	ICM7235EV/KIT	ICM7235 + 4½ Digit VF Display + PC Card + Active, Passive Components
8 Character Multiplexed LCD Display Driver Kit	ICM7233 EV/KIT	2 of ICM7233 + PC Card + 8 Character Triplexed LCD Display
8 Character Multiplexed LED Display Driver Kit	ICM7243BEV/KIT	ICM7243B + PC Card + 8 Character LED
4½ Digit LCD Display Counter Kit	ICL7224EV/KIT	ICM7224 + ICM7207A + 5.24288 MHz Crystal + 4½ Digit LCD Display + PC Card + Passive Components
4½ Digit LED Display Counter Kit	ICM7225EV/KIT	ICM7225 + ICM7207A + 5.24288 MHz Crystal + 4½ Digit LED Display + PC Card + Passive Components
4½ Digit VF Display Counter Kit	ICM7236EV/KIT	ICM7236 + ICM7207A + 5.24288 MHz Crystal + 4½ Digit VF Display + PC Card + Passive Components
8 Digit Stopwatches		
Hour Decade Timer Minute Decade Timer	ICM7045AEV/KIT H	ICM7045A + 3.640889 MHz Crystal
4 Function/24 Hour Clock	ICM7045AEV/KIT IMI ICM7045EV/KIT	ICM7045A + 2.184533 MHz Crystal ICM7045 + 6.5536 MHz Crystal
6 Digit Stopwatches	*	
4 Function	ICM7215EV/KIT	ICM7215 + 3,2768 MHz Crystal
Touch Tone Encoder		
One contact per key Two contacts per key, common	ICM7206EV/KIT ICM7206AEV/KIT	ICM7206 + 3.579545 MHz Crystal ICM7206A + 3.579545 MHz Crystal
to positive supply	IOWIZOUALVINI	101917200A + 3.379343 NITZ CI YSIAI
Common to negative supply, oscillator enabled when key depressed	ICM7206BEV/KIT	ICM7206B + 3.579545 MHz Crystal
8 Digit Frequency/Period Counter		
5 Function	ICM7226AEV/KIT	iCM7226A + 10 MHz Crystal + PC Card + LEDs + All Passive Components
Oscillator Controller		
For application as freq. counter with ICM7208	ICM7207EV/KIT ICM7207AEV/KIT	ICM7207 + 6.5536 MHz Crystal ICM7207A + 5.24288 MHz Crystal
Power Amplifier Kits	ICH8510IEV/KIT ICH8510MEV/KIT ICH8520IEV/KIT ICH8520MEV/KIT ICH8530IEV/KIT ICH8530MEV/KIT	ICH8510I + Socket + Heat Sink ICH8510M + Socket + Heat Sink ICH8520I + Socket + Heat Sink ICH8520M + Socket + Heat Sink ICH8530I + Socket + Heat Sink ICH8530M + Socket + Heat Sink

# FET, MOSFET, AND DUAL TRANSISTOR CHIPS

#### INTRODUCTION

Intersil recognizes the increasing need for transistors and FETs in die form. To fulfill this need, Intersil offers a full line of JFETs, MOSFETs, and dual transistors in die form.

Die sales do, however, present some unique problems. In many cases the chips cannot be guaranteed to the same electrical specifications as the packaged part. This is due to the fact that leakage, noise, AC parameters and temperature testing cannot be tested to the same degree of accuracy for dice as it can for packaged devices. This is due to equipment limitations and handling problems.

#### PURCHASE OPTIONS

Intersil offers dice which are delivered in a number of forms:

- Chips which have been electrically probed, inked, visually inspected and diced.
- Wafers which have been electrically probed, inked, visually inspected and scribed only.
- Wafers which have been electrically probed, inked, and visually inspected only.

# GENERAL PHYSICAL INFORMATION

- Consult individual product information sheets for dimensions. Except for the aluminum bonding pads, the chips are completely covered with vapox (silicon dioxide). This minimizes damage to the chip caused by handling problems.
- Dice are 100% tested to electrical specifications, then visually inspected. When wafers are ordered, dice which fail the electrical test are inked out.
- Generally the minimum size of the die-attaching pad metallization should be at least 5 mils larger (on every edge) than the chip dimensions. For example, a 15 mil chip should be attached on at least a 25 mil pad.


# **Small Signal Devices**

- Chips are available with exact length X width dimensions plus tolerance (see individual data sheets). Chip height ranges from .003" to .006".
- To facilitate die attaching, chips are gold backed. Approximate thickness is 1000 angstroms. In general, dice should be attached to gold, platinum, or palladium metallization. Thin-film gold, moly-gold and most of the thick-film metallization materials are compatible.
- All chips have aluminum metallization and aluminum bonding pads. Typical aluminum thickness is 12,000 angstroms.

#### Power FETs

- Chip height ranges from .007" to .020".
- To facilitate die attaching, chips have gold or silver backing.
- Top side metal is aluminum with a thickness of 10,000 -30,000 angstroms.

# CHIP AND WAFER PROCESSING FLOW CHART



B

# RECOMMENDED DICE ASSEMBLY PROCEDURE

#### CLEANING

Dice supplied in die form do not require cleaning prior to assembly. Dice supplied in wafer form should be cleaned after scribing and breaking. Freon TF in a vapor degreaser is the preferred cleaning method. However, an alternative is to boil the die in TCE for five minutes with a rinse in isopropyl alcohol for 1-2 minutes.

#### DIE ATTACH:

The die attach operation should be done under a gaseous nitrogen ambient atmosphere to prevent oxidation. A preform should be used if the mounting surface has less than 50 microinches of gold and the die should be handled on the edges with tweezers. Die attach temperature should be between 385° C and 400° C with eutectic visible on three sides of the die after attachment.

#### BONDING:

Thermocompression gold ball or aluminum ultrasonic bonding may be used. The gold ball should be about 3 times the diameter of the gold wire. The ball should cover the bonding pad, but not excessively, or it may short out surrounding metallization. 1-mil aluminum wire may be used on most dice, but should not be used if the assembled unit will be plastic encapsulated.

#### HANDLING OF DICE:

All dice shown in this catalog are passivated devices and Intersil warrants that they will meet or exceed published specifications when handled with the following precautions:

- Dice should be stored in a dry inert-gas atmosphere.
- Dice should be assembled using normal semiconductor techniques.
- Dice should be attached in a gaseous nitrogén spray at a temperature less than 430° C.

# **ELECTRICAL TEST LIMITATIONS**



# **DUAL BIPOLAR TRANSISTORS**

	·
LVCEO	100V max. @ ≤1 mA
BVCBO	100V max. @ ≥1 μA
BVEBO	100V max. @ ≤ 10 mA
h <sub>FE</sub>	≤1000 @ ≥10 μA
V <sub>CE(sat)</sub>	≥10 mV @ ≤10 mA
СВО	≥100 pA @ ≤100V
'BE1-VBE2	≥1 mV @ ≥10 μA
IBi-1B2	≥2 πA

#### **FETS**

Breakdown voltage	100V max. @ 1 µA
Pinch-off voltage	0-20V @ ≥1 nA
V <sub>GS(th)</sub>	0-20V @≥ 10 μA
	$20 \Omega$ min. @ $V_{GS} = 0 (V_{GS} = 30 \text{ MOSFET})$
rDS(on) IDSS & IDSS	100 mA max.
$g_{fs}$	10,000 μMHOS max. @ I <sub>D</sub> ≤ 10 mA
D(off), S(off), GSS	100 pA min,


Electrical testing is guaranteed to a 10% LTPD. AC parameters such as capacitance and switching time cannot be tested in wafer or dice form.

# STANDARD DIE CARRIER PACKAGE

Easy to handle, store and inventory.


VGS1 - VGS2 (Duals) 10 mV min.

- 100% electrically probed dice with electrical rejects removed.
- 100% visually sorted with mechanical and visual rejects removed.
- Easy visual inspection dice in carriers, geometry side up.
- Individual compartment for each die.
- · Carriers usuable in customer production area.
- Carrier may be storage container for unused dice.
- Carriers hold 25, 100, or 400 dice, depending on die size and quantity ordered.
- Part numbers shown in this catalog are for carrier packaging.




## OPTIONAL VIAL PACKAGE

- 100% electrically probed dice with rejects inked but included in vial. Bulk shipment.
- 10% extra good dice included (no charge) to cover possible breakage and/or visual rejects.
- Preferred for production quantities.
- Lower cost.
- For vial package replace "D" in catalog number with "V", e.g.: 2N4416/D (2N4416 dice in carrier) becomes 2N4416/V (2N4416 dice in vial).



# **OPTIONAL WAFER PACKAGE**

- 100% electrically probed rejects inked.
- 10% extra good dice included (no charge) to cover possible breakage and/or visual rejects.
- Preferred for production quantities,
- Lowest cost.
- Wafer is supplied unscribed.
- For wafer package replace "D" in catalog number with "W", e.g.: 2N4416/D (2N4416 dice in carrier) becomes 2N4416/W (2N4416 dice in wafer).



# NOTE:

Intersil reserves the right to improve device geometries and manufacturing processes as required. These improvements may result in slight geometry changes. However, they will not affect the electrical limits, basic pad layouts or maximum die sizes in this catalog.

#### **ELECTRICAL TEST CAPABILITY**

As an example of how to use the capability chart to see what Intersil actually guarantees and tests for, on a 100% basis, compare the 2N4391 in a TO-18 package to the 2N4391 delivered as a chip.

Electrical Test Spec.	2N4391 in a TO-18	2N4391 Chip
1 <sub>GSS</sub> @ 25C	100 pA max.	100 pA max.
BV <sub>GSS</sub> .	40V min.	40V min.
I <sub>D(off)</sub> @ 25C	100 pA max,	100 pA max.
VGS(forward)	1V max.	See note 1
V <sub>GS(off)</sub> or V <sub>P</sub>	4V to 10V	4V to 10V
I <sub>DSS</sub>	50 to 150 mA	50 to 100 mA
V <sub>DS{on}</sub>	0.4V max.	0.4V max.
<sup>r</sup> DS(ол)	30 $\Omega$ max.	$30\Omega$ max.
Ciss	14 pF max.	Guaranteed by Design
C <sub>rss</sub>	3.5 pF max.	Guaranteed by Design
<sup>t</sup> d	15ns max.	Guaranteed by Design
t <sub>r</sub>	5ns max.	Guaranteed by Design
<sup>t</sup> off	20ns max.	Guaranteed by Design
t <sub>f</sub>	15 ns max.	Guaranteed by Design

NOTE 1: This parameter is very dependent upon quality of metallization surface to which chip is attached.

#### SUMMARY

Of the 14 items specified for the package part, only 7 can be tested and guaranteed in die form. It is to be noted that those specifications which cannot be tested in die form can be sample tested in package form as an indicator of lot performance. Many of the tests, however, such as capacitance tests, are design parameters.

The above electrical testing is guaranteed to a 10% LTPD. However, there are occasions where customer requirements cannot be satisfied by wafer sort testing alone. While the previously described tests will be done on a 100% basis. Intersil recognizes the need for additional testing to obtain confidence that a particular customer's needs can be met with a reasonably high yield. Toward this end Intersil hasinstituted a dice sampling plan which is two-fold. First, random samples of the dice are packaged and tested to assure adherence to the electrical specification. When required, wafers are identified and wafer identity is tied to the samples. This tests both the electrical character of the die and its ability to perform electrically after going through the high temperature dice attachment stage. Second, more severe testing can be performed on the packaged devices per individual customer needs. When testing is required other than that called out in the data sheet, Intersil issues an ITS number to describe the part. Examples of tighter testing which can be performed on packaged samples is shown as follows:



## **FET & DUAL FET PAIRS**

- 1. Leakages to 1 pA (I<sub>GSS</sub>)
- 2. rps (on) to as low as 4 ohms
- 3. ID (off) to 10 pA
- 4. IDSS to 1 amp (pulsed)
- 5. g<sub>fs</sub> to 10,000 μmho
- 6. g<sub>os</sub> to 1 μmho
- 7. en noise to 5 nV/\(\sqrt{Hz}\) at frequencies of 10 Hz to 100 Hz 8. CMRR to 100 dB
- 9.  $\Delta(V_{GS1}-V_{GS2})/\Delta T$  down to  $10\mu V/^{\circ}C$  to an LTPD of 20%
- 10. gm match to 5%
- 11. IDSS match to 5%

#### TRANSISTOR PAIRS

- 1. Leakages to as low as 1 pA
- 2. Beta with collector current up to  $50\,\text{mA}$  and as low as  $100\,\text{nA}$ 3. fr up to 500 MHz with collector currents in the range of 10 μA to 10 mA
- 4. Noise measurements as low as 5nV/ $\sqrt{\text{Hz}}$  from 10Hz to 100kHz
- 5.  $\Delta (V_{RE1} V_{RE2})/\Delta T$  to  $10\mu V/^{\circ}C$  to an LTPD of 20%

### VISUAL INSPECTION

Individual chips are 100% inspected to MIL-STD-750. Method 2072 or, as an option, MIL-STD-883, Level B. Inspection is done to an LTPD of 20%. As an option, Intersil offers S.E.M. capability on all wafers.

# **CMOS INTEGRATED CIRCUIT CHIPS**

#### INTRODUCTION

In addition to discrete device chips, Intersil also offers a full line of metal gate CMOS integrated circuits in die form. Die sales, however, present some unique problems. In many cases, chips cannot be guaranteed to the same electrical specifications as can the packeged parts. This is because leakage, noise, AC parameters and temperature testing cannot be guaranteed to the same degree of accuracy for dice as for packaged devices.


# **GENERAL PHYSICAL INFORMATION**

- Chips are available with precise length and width dimensions, ±2 mils in either dimension.
- Chip thickness is 15 mils ±1 mil.
- Bonding pad and interconnect material is aluminum, 10K to 15K Å thick.

- Each die surface is protected by planar passivation and additional surface glassivation except for bonding pads and scribe lines. The surface passivation is removed from the bonding pad areas by an HF etchant; bonding pads may appear discolored at low magnification due to surface roughness of the aluminum caused by the etchant.
- Dice are 100% inspected to electrical specifications, then visually inspected according to MIL-STD-883, Method 2010.2, Condition B, with modifications reflecting CMOS requirements.
- Bonding pad dimensions are 4.0 x 4.0 mils minimum.
- Storage temperature is -40°C to +150°C.
- Operating temperature is -20°C to +70°C.
- Guaranteed AQL Levels:

Visual	2.0%
Functional electrical testing	1.0%
Parametric DC testing	4.0%
Untested parameters	10.0%

# CMOS INTEGRATED CIRCUIT CHIP PROCESSING FLOW CHART



Б

#### RECOMMENDED DICE ASSEMBLY PROCEDURES

#### CLEANING

Dice supplied in die form do not require cleaning prior to assembly. However, if cleaning is desired, dice should be subjected to freon TF in a vapor degreaser and then vapordried.

#### RECOMMENDED HANDLING

Intersil recommends that dice be stored in the vacuumsealed plastic bags which hold the dice carriers. Once removed from the sealed bags, the dice should be stored in a dry, inert-gas atmosphere.

Extreme care should be used when handling dice. Both electrical and visual damage can occur as the result of an unclean environment or harsh handling techniques.

#### DIE ATTACH

The die attach operation should be done under a gaseous nitrogen ambient atmosphere to prevent oxidization. If a eutectic die attach is used, it is recommended that a 98% gold/2% silicon preform be used at a die attach temperature between 385°C and 435°C. If an epoxy die attach is used, the epoxy cure temperature should not exceed 150°C. If hermetic packages are used, epoxy die attach should be carried out with caution so that there will be no "outgassing" of the epoxy.

#### BONDING

Thermocompression gold ball or aluminum ultrasonic bonding may be used. The wire should be 99.99% pure gold and the aluminum wire should be 99% aluminum/1% silicon. In either case, it is recommended that 1.0 mil wire be used for normal power circuits.

#### STANDARD DIE CARRIER PACKAGE

- Easy to handle, store and inventory.
- 100% electrically probed with electrical rejects removed.
- 100% visually sorted with mechanical and visual rejects removed.
- Easy visual inspection dice are in carriers, geometry side up.
- Individual compartment for each die.
- Carriers usable in customer production area.
- Carrier may be used as storage contained for unused dice.
- Carriers hold 25, 100 or 400 dice, depending on die size and quantity ordered.
- Packaging of integrated circuit dice in carriers is identical to illustration shown earlier for discrete device, except that IC chips are not available in vial packs or in wafer form.

#### CHANGES

Intersil reserves the right in improve device geometries and manufacturing processes without prior notice. Although these improvements may result in slight geometry changes, they will not affect dice electrical limits, pad layouts, or maximum die sizes.


#### USER RESPONSIBILITY

Written notification of any non-conformance by Intersil of Intersil's dice specifications must be made within 75 days of the shipment date of the die to the user. Intersil assumes no responsibility for the dice after 75 days or after further user processing such as, but not limited to, chip mounting or wire bonding.




# PART NUMBERS AND ORDERING INFORMATION

# C/MOS MEMORY:



#### MOS MEMORY:



## **FET & DUAL FET PAIRS**

- 1. Leakages to 1 pA (I<sub>GSS</sub>)
- 2. rps (on) to as low as 4 ohms
- 3. ID (off) to 10 pA
- 4. IDSS to 1 amp (pulsed)
- 5. g<sub>fs</sub> to 10,000 μmho
- 6. g<sub>os</sub> to 1 μmho
- 7. en noise to 5 nV/\(\sqrt{Hz}\) at frequencies of 10 Hz to 100 Hz 8. CMRR to 100 dB
- 9.  $\Delta(V_{GS1}-V_{GS2})/\Delta T$  down to  $10\mu V/^{\circ}C$  to an LTPD of 20%
- 10. gm match to 5%
- 11. IDSS match to 5%

#### TRANSISTOR PAIRS

- 1. Leakages to as low as 1 pA
- 2. Beta with collector current up to  $50\,\text{mA}$  and as low as  $100\,\text{nA}$ 3. fr up to 500 MHz with collector currents in the range of 10 μA to 10 mA
- 4. Noise measurements as low as 5nV/ $\sqrt{\text{Hz}}$  from 10Hz to 100kHz
- 5.  $\Delta (V_{RE1} V_{RE2})/\Delta T$  to  $10\mu V/^{\circ}C$  to an LTPD of 20%

### VISUAL INSPECTION

Individual chips are 100% inspected to MIL-STD-750. Method 2072 or, as an option, MIL-STD-883, Level B. Inspection is done to an LTPD of 20%. As an option, Intersil offers S.E.M. capability on all wafers.

# PART NUMBERING SYSTEM

# Examples of Intersil Part Numbers

BASIC	ELECTRICAL OPTION	TEMP	PKG	PIN	ORDER#
ICH8500	Α	С	Т	V	ICH8500ACTV
ICL8038	C	С	Р	D.	ICL8038CCPD
IH5040		M	D	E	IH5040MDE


# ON ALL INTERSIL IC PART NUMBERS. THE LAST THREE LETTERS ARE TEMPERATURE, PACKAGE, AND NUMBER OF PINS, RESPECTIVELY.

#### TO-237 PACKAGE: В Plastic flat-pack C TO-220 D Ceramic dual-in-line E Small TO-8 F Ceramic flat-pack Н TO-66 16 pin (.6 x .7 pin spacing) hermetic hybrid dip Cerdip dual-in-line ĸ TO-3 L Leadless, ceramic Plastic dual-in-line s TO-52 Ť TO-5 type (also TO-78, TO-99, TO-100) TO-72 type (also TO-18, TO-71) U ٧ TO-39 Z TO-92 /W Wafer Dice /D

# NUMBER OF PINS: A 8 P B 10 Q C 12 R

D 14

N 18




case to pin 5)

20


2


R 3 S 4

#### LINEAR:




#### HYBRIDS:





## WATCH AND CLOCK:



В